Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp608168img; Fri, 22 Mar 2019 05:05:08 -0700 (PDT) X-Google-Smtp-Source: APXvYqyYsCAGlP0tGgmqmtf6YsK2QKrqLMYVjgkfaJy4OcSciUrzXPupCLKudLbE6JayLPxf6MKe X-Received: by 2002:a62:4e8e:: with SMTP id c136mr8867027pfb.254.1553256308382; Fri, 22 Mar 2019 05:05:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553256308; cv=none; d=google.com; s=arc-20160816; b=UUK8Z/FtahnCroUNjp32NJUDIPvSCAKLNaK70GMNCKSojP7AyOo9Fr+Fu5RRnCO3M0 0oGVHWcD7K3y91nSlRKyjRSClS49eXKN2/Z2ct4BKSJ9C3i5tgdHjaK3rhLsExJd6p5f xIvbXCaik1H7r8Ssl99njtlmwOtoCYNwWOmMKz1CfKKlDvv2hAb1XgAKN8yXQ/alBR7k xAQPohpIn+g1lzZVk3M1NAqtybsAkAJ+IaM4Ctxiy5nzetEYlEOehITG1g2aEI2klgJe Y2tbL8sy4FtBov5gRloaPKIh3bUyNAi0de6zcza9gH2AxhLfYRKASqXnTQhEx6DVCfen 0hTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=M7ka78/M9Kz62QPTY0EWGCUnqIj8Q/OK6JTfzPwtBQk=; b=RqcgRPISW5cVidoUgTr8URRxKg+89yPELznXeCKzpTB0gbmuc2OHShpxVjrKkutXQC F9Y3OcqC7ZEHcAWW04RtMru/3GIHeI3PXh2SxzIi+GUccLtGKUR49wEm+NB7z+LHFB1V Kit68c/e9uSPgd6o+eZ0+FHZiTJkTE4oovzlvh5q6F4ANyqdcFCQGlSToltEs/nPJla4 ETmNfTvaLgnWZc0jig5n1SYtkhNlmHXuVG1MfqHWWFVvFxD5slmvla1DJHni23CHlFZL 0i0b9PJMLXDzBF5W102pJRX9QzLNPZiUN4Gbg4y8iGSabOHaMfGWCzgF1dgGZlA2DFrA VsCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=bzhq2W4y; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p65si6529219pfa.27.2019.03.22.05.04.53; Fri, 22 Mar 2019 05:05:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=bzhq2W4y; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388534AbfCVMDe (ORCPT + 99 others); Fri, 22 Mar 2019 08:03:34 -0400 Received: from mail.kernel.org ([198.145.29.99]:41916 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388006AbfCVMDc (ORCPT ); Fri, 22 Mar 2019 08:03:32 -0400 Received: from localhost (83-86-89-107.cable.dynamic.v4.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 2B1E3204FD; Fri, 22 Mar 2019 12:03:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1553256211; bh=RADVDQbNv4aDyJMtqSTiyNG0dviOKFYM5DVWpzOU634=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=bzhq2W4yMef43B9gtl79HQ5ZmcdI11AgXgQ1A6qWYuqCtJMr8+shVCZSc6zZO7d5v RsM08ao1QNmgfO91rJsq9/yqVXUipPvVRseBovZY/GOlMVxPiFlsnMqajDbiIRRpY+ FaQkALbHifsaGXFjtW33CyGvT96c8fHAIrv4a7is= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Eric Biggers , Ard Biesheuvel , Herbert Xu Subject: [PATCH 4.19 124/280] crypto: arm/crct10dif - revert to C code for short inputs Date: Fri, 22 Mar 2019 12:14:37 +0100 Message-Id: <20190322111315.544052942@linuxfoundation.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190322111306.356185024@linuxfoundation.org> References: <20190322111306.356185024@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review X-Patchwork-Hint: ignore MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.19-stable review patch. If anyone has any objections, please let me know. ------------------ From: Ard Biesheuvel commit 62fecf295e3c48be1b5f17c440b93875b9adb4d6 upstream. The SIMD routine ported from x86 used to have a special code path for inputs < 16 bytes, which got lost somewhere along the way. Instead, the current glue code aligns the input pointer to permit the NEON routine to use special versions of the vld1 instructions that assume 16 byte alignment, but this could result in inputs of less than 16 bytes to be passed in. This not only fails the new extended tests that Eric has implemented, it also results in the code reading past the end of the input, which could potentially result in crashes when dealing with less than 16 bytes of input at the end of a page which is followed by an unmapped page. So update the glue code to only invoke the NEON routine if the input is at least 16 bytes. Reported-by: Eric Biggers Reviewed-by: Eric Biggers Fixes: 1d481f1cd892 ("crypto: arm/crct10dif - port x86 SSE implementation to ARM") Cc: # v4.10+ Signed-off-by: Ard Biesheuvel Signed-off-by: Herbert Xu Signed-off-by: Greg Kroah-Hartman --- arch/arm/crypto/crct10dif-ce-core.S | 14 +++++++------- arch/arm/crypto/crct10dif-ce-glue.c | 23 ++++++----------------- 2 files changed, 13 insertions(+), 24 deletions(-) --- a/arch/arm/crypto/crct10dif-ce-core.S +++ b/arch/arm/crypto/crct10dif-ce-core.S @@ -124,10 +124,10 @@ ENTRY(crc_t10dif_pmull) vext.8 q10, qzr, q0, #4 // receive the initial 64B data, xor the initial crc value - vld1.64 {q0-q1}, [arg2, :128]! - vld1.64 {q2-q3}, [arg2, :128]! - vld1.64 {q4-q5}, [arg2, :128]! - vld1.64 {q6-q7}, [arg2, :128]! + vld1.64 {q0-q1}, [arg2]! + vld1.64 {q2-q3}, [arg2]! + vld1.64 {q4-q5}, [arg2]! + vld1.64 {q6-q7}, [arg2]! CPU_LE( vrev64.8 q0, q0 ) CPU_LE( vrev64.8 q1, q1 ) CPU_LE( vrev64.8 q2, q2 ) @@ -167,7 +167,7 @@ CPU_LE( vrev64.8 q7, q7 ) _fold_64_B_loop: .macro fold64, reg1, reg2 - vld1.64 {q11-q12}, [arg2, :128]! + vld1.64 {q11-q12}, [arg2]! vmull.p64 q8, \reg1\()h, d21 vmull.p64 \reg1, \reg1\()l, d20 @@ -238,7 +238,7 @@ _16B_reduction_loop: vmull.p64 q7, d15, d21 veor.8 q7, q7, q8 - vld1.64 {q0}, [arg2, :128]! + vld1.64 {q0}, [arg2]! CPU_LE( vrev64.8 q0, q0 ) vswp d0, d1 veor.8 q7, q7, q0 @@ -335,7 +335,7 @@ _less_than_128: vmov.i8 q0, #0 vmov s3, arg1_low32 // get the initial crc value - vld1.64 {q7}, [arg2, :128]! + vld1.64 {q7}, [arg2]! CPU_LE( vrev64.8 q7, q7 ) vswp d14, d15 veor.8 q7, q7, q0 --- a/arch/arm/crypto/crct10dif-ce-glue.c +++ b/arch/arm/crypto/crct10dif-ce-glue.c @@ -35,26 +35,15 @@ static int crct10dif_update(struct shash unsigned int length) { u16 *crc = shash_desc_ctx(desc); - unsigned int l; - if (!may_use_simd()) { - *crc = crc_t10dif_generic(*crc, data, length); + if (length >= CRC_T10DIF_PMULL_CHUNK_SIZE && may_use_simd()) { + kernel_neon_begin(); + *crc = crc_t10dif_pmull(*crc, data, length); + kernel_neon_end(); } else { - if (unlikely((u32)data % CRC_T10DIF_PMULL_CHUNK_SIZE)) { - l = min_t(u32, length, CRC_T10DIF_PMULL_CHUNK_SIZE - - ((u32)data % CRC_T10DIF_PMULL_CHUNK_SIZE)); - - *crc = crc_t10dif_generic(*crc, data, l); - - length -= l; - data += l; - } - if (length > 0) { - kernel_neon_begin(); - *crc = crc_t10dif_pmull(*crc, data, length); - kernel_neon_end(); - } + *crc = crc_t10dif_generic(*crc, data, length); } + return 0; }