Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp740652img; Fri, 22 Mar 2019 07:37:36 -0700 (PDT) X-Google-Smtp-Source: APXvYqzHRJIFfmmOgL66qKiOEsJkU3Aq8U1e2SSa/JlfkRtKkWZcQwkV8fKS3ugm515L7tQslteR X-Received: by 2002:a17:902:9a83:: with SMTP id w3mr9899148plp.137.1553265456522; Fri, 22 Mar 2019 07:37:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553265456; cv=none; d=google.com; s=arc-20160816; b=fZ20IgF/C5aHfYmClDEDyjhXKRnd/CWpYnnyMTJHaXNh4XQzC6bCucPiYxI7seT00x wyH7tSVIpckH0Mk2zZ37Wi7DC2yd571vpjOdlqgwvf99NsXqvX4bPIq/NSwgHv+zWlK3 rBiatgB5m5v9egauzPjjMQ+uat/LIjvC8CmVauQ8oDoQdJMDoBXeX+AJ3ie/4GuBpeC6 JtJT15K68H8IkhpmfMzIvEe2zOoXrY/2Stscq/+qIE/zS3LON0xdYFOaNJim+hI1xYiD 3zdu4NqJ3UTRg0hC+37a675uK50pAuEbDlr3D9pqIrLo0xyPuoFiqB65zibMtcpfFJIM guiw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=ivgAU4n5qQWD4uF4ohVyWWQ0NCbQeN/RW/NblJMtrJU=; b=fEG4TsYM5F03s2adf4UHDhw7RjmlBClfP80tQcfltUr6/g1xM96wqK4YX8zCvHPzE2 GN//Vn8E/dA2d6tTjYshsJX/XRdN5wU78j5DPGqNUQUkaxTsTQg8GUqPmAHuftGI85PQ ezUkB6DEzlFBmz3Seanud0CicsK83ybFs35n8qOuoNIgvvwHbKwFgtWUBf0gDqPcK4Zf mkM58CHmRErZkQGj666406a4/6YOUJIJsdHRy+cyrnTtrJ8BK5CDTnEpAKV00T2mxAv3 Qsohd6sytOcDLH7xUlbrXu9lmqEvUfwXrG8jfrlHJWVRsYARMKiw+mTxij4jMgZrPAbn F3yA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v2si7132030plo.212.2019.03.22.07.37.18; Fri, 22 Mar 2019 07:37:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729200AbfCVOg1 (ORCPT + 99 others); Fri, 22 Mar 2019 10:36:27 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:22316 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728879AbfCVOgZ (ORCPT ); Fri, 22 Mar 2019 10:36:25 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x2MEV1OM021870; Fri, 22 Mar 2019 15:36:13 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2r8qg53xbh-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 22 Mar 2019 15:36:13 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 927A83F; Fri, 22 Mar 2019 14:36:12 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas22.st.com [10.75.90.92]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 6EADF5154; Fri, 22 Mar 2019 14:36:12 +0000 (GMT) Received: from SAFEX1HUBCAS23.st.com (10.75.90.47) by Safex1hubcas22.st.com (10.75.90.92) with Microsoft SMTP Server (TLS) id 14.3.361.1; Fri, 22 Mar 2019 15:36:12 +0100 Received: from lmecxl0923.lme.st.com (10.48.0.237) by webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.435.0; Fri, 22 Mar 2019 15:36:11 +0100 From: Ludovic Barre To: Mark Brown , Marek Vasut , Boris Brezillon , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , , , , , , , Ludovic Barre Subject: [PATCH 1/2] spi: stm32-qspi: add spi_master_put in release function Date: Fri, 22 Mar 2019 15:35:53 +0100 Message-ID: <1553265354-16433-2-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1553265354-16433-1-git-send-email-ludovic.Barre@st.com> References: <1553265354-16433-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2019-03-22_08:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre This patch adds spi_master_put in release function to drop the controller's refcount. Signed-off-by: Ludovic Barre --- drivers/spi/spi-stm32-qspi.c | 48 +++++++++++++++++++++++++++----------------- 1 file changed, 30 insertions(+), 18 deletions(-) diff --git a/drivers/spi/spi-stm32-qspi.c b/drivers/spi/spi-stm32-qspi.c index 7879a52..983584d 100644 --- a/drivers/spi/spi-stm32-qspi.c +++ b/drivers/spi/spi-stm32-qspi.c @@ -93,6 +93,7 @@ struct stm32_qspi_flash { struct stm32_qspi { struct device *dev; + struct spi_controller *ctrl; void __iomem *io_base; void __iomem *mm_base; resource_size_t mm_size; @@ -400,6 +401,7 @@ static void stm32_qspi_release(struct stm32_qspi *qspi) writel_relaxed(0, qspi->io_base + QSPI_CR); mutex_destroy(&qspi->lock); clk_disable_unprepare(qspi->clk); + spi_master_put(qspi->ctrl); } static int stm32_qspi_probe(struct platform_device *pdev) @@ -416,43 +418,56 @@ static int stm32_qspi_probe(struct platform_device *pdev) return -ENOMEM; qspi = spi_controller_get_devdata(ctrl); + qspi->ctrl = ctrl; res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "qspi"); qspi->io_base = devm_ioremap_resource(dev, res); - if (IS_ERR(qspi->io_base)) - return PTR_ERR(qspi->io_base); + if (IS_ERR(qspi->io_base)) { + ret = PTR_ERR(qspi->io_base); + goto err; + } + + qspi->phys_base = res->start; res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "qspi_mm"); qspi->mm_base = devm_ioremap_resource(dev, res); - if (IS_ERR(qspi->mm_base)) - return PTR_ERR(qspi->mm_base); + if (IS_ERR(qspi->mm_base)) { + ret = PTR_ERR(qspi->mm_base); + goto err; + } qspi->mm_size = resource_size(res); - if (qspi->mm_size > STM32_QSPI_MAX_MMAP_SZ) - return -EINVAL; + if (qspi->mm_size > STM32_QSPI_MAX_MMAP_SZ) { + ret = -EINVAL; + goto err; + } irq = platform_get_irq(pdev, 0); ret = devm_request_irq(dev, irq, stm32_qspi_irq, 0, dev_name(dev), qspi); if (ret) { dev_err(dev, "failed to request irq\n"); - return ret; + goto err; } init_completion(&qspi->data_completion); qspi->clk = devm_clk_get(dev, NULL); - if (IS_ERR(qspi->clk)) - return PTR_ERR(qspi->clk); + if (IS_ERR(qspi->clk)) { + ret = PTR_ERR(qspi->clk); + goto err; + } qspi->clk_rate = clk_get_rate(qspi->clk); - if (!qspi->clk_rate) - return -EINVAL; + if (!qspi->clk_rate) { + ret = -EINVAL; + goto err; + } ret = clk_prepare_enable(qspi->clk); if (ret) { dev_err(dev, "can not enable the clock\n"); - return ret; + goto err; } rstc = devm_reset_control_get_exclusive(dev, NULL); @@ -475,14 +490,11 @@ static int stm32_qspi_probe(struct platform_device *pdev) ctrl->dev.of_node = dev->of_node; ret = devm_spi_register_master(dev, ctrl); - if (ret) - goto err_spi_register; - - return 0; + if (!ret) + return 0; -err_spi_register: +err: stm32_qspi_release(qspi); - return ret; } -- 2.7.4