Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp2910705img; Sun, 24 Mar 2019 23:04:03 -0700 (PDT) X-Google-Smtp-Source: APXvYqzdXqfgkKUhW4IjAK1oQC9VKRXhZaap5F3PwWc9RbBbaVSCLyT44BfwYiDSSj6xF13THE4i X-Received: by 2002:a65:4204:: with SMTP id c4mr21960004pgq.136.1553493843679; Sun, 24 Mar 2019 23:04:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553493843; cv=none; d=google.com; s=arc-20160816; b=PsdxwM1EjEyv/hEf6c4wQpZgkDxhDvAGu1A5unZW4YZzuZxKmmSKvH2wPJ8Fr4fhbO wVK+6oUhpHBnY7K3IkQdRx5nW3FZw3dfQZ81mB3vrJ1kpFgEZzxGUUsVvxVfzpEhm+mT qsv1CVdAaAuAqMIJqw9Q62VdOISR0H4UZlh3xzkF2jtc8myTN1MfqdZcvU4XyTSQ9v80 p7O0RK84zwFNS3lpBpDbukVVSjQu+gSyLGKWqogX9UmmBIPQGkMgZclEdJkJscV30oCD 8cId0fg0jMYcaAi9e4QhDFKQkCAqidvPrO4HLZBvEtMxe6qT4Z0rGSIJqqfV8gQZpANl 2Mzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=5tnH02Yc3JnragyosQ4LQT3N7xcrc3Yee7t/cF7aZ1U=; b=cn8yLznuw4ztMVi0iRgABG6wBtxjzEDtmK1tqITeqAl7wL9RL7mZPnpI8cgO75NWgA Aj9tp/mhPB7y5mJ98fEaTBBO/1HBftu+1H5R9J01R2uON2W1TfDNqcYi1uPKHc885ACn lJ4qV1jn/L2H67rlG8hFSgmcrmgyF58UrmdXcaQHEnLkAgMt6rR29V25K3/xPQ7SSwpz ILzRZvlO3m0NKHeiT7H21R3TLHwPrMY9ktuJ3RZ4FE8rcPXmZfkjI0YtdBna7Utsl5Z6 V2RpuK1YtCaskWZg6/3Ita1UJcUGepgrdXuNDYyGGPKGor0PoQQNU4DMBR1Bv6CcwVdQ w22w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=jXcJtuVp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b2si13243598pls.31.2019.03.24.23.03.49; Sun, 24 Mar 2019 23:04:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=jXcJtuVp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729651AbfCYGDE (ORCPT + 99 others); Mon, 25 Mar 2019 02:03:04 -0400 Received: from mail-pf1-f194.google.com ([209.85.210.194]:36410 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729373AbfCYGDD (ORCPT ); Mon, 25 Mar 2019 02:03:03 -0400 Received: by mail-pf1-f194.google.com with SMTP id p10so5609271pff.3; Sun, 24 Mar 2019 23:03:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=5tnH02Yc3JnragyosQ4LQT3N7xcrc3Yee7t/cF7aZ1U=; b=jXcJtuVpXOyy1eS/IuOBtT/mVywf/udSKMN9lHjbVpMSww81XCsWV028peup4S4Y7D K7zpMUxdKCaYGIe2Ouaslcx/k/+Ls36UX2GQhSe6rQM/fN+in+RkTx9AT6uxQHpi8oQb LtmlMu4Yvspgyp+9m4c1uSfWawvyadYwSdnbGpOBWcHnP1DZ1FePhrtJ4KUT7ymjYgt4 a1WzOe3D/E5cZ2uCdVC1mTVumhGtFM1nLNuY7DFOe0unxSsmI0hCpXQ76DhuJwef/qmT +DmvGxIas0UslSP9Q5J1HjWFBKJ4pdJx0s8qZn4DFLINFNKNWEoNboQFEWPCOUWasdxo j/Cg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=5tnH02Yc3JnragyosQ4LQT3N7xcrc3Yee7t/cF7aZ1U=; b=rcNJ2qFBn3hIfOTFCKWSRY9tD55g5tNbJGkKlZtnMo09VbvEhnGyJAgJwb9MqKlK6a aUjC8f3OuRiFVNlmWc2/q30oQrj+16NsfpzdI2w6G6TqdJCyVzcGJNrkFoPHYjr2P8J/ bbPRgrWfDjYCoo7Yj2XfRs5kMBjwh+YeDZWrFgE31u/QYIaby3qf1VdHpY76Eyse2orW r31eY5IilTphkywdShTk1qzUGLSlArLm/cOmALIdFmk265CaQPU0b4j8EwHKKhV92JH5 MyC0GLEEoivaSGjO890umFyVnJZQHCStRopHtjgDBBCtwoLEdfRIkF33APlUrLiC9q/J 74vA== X-Gm-Message-State: APjAAAXZjGnq2D6SU2QVh+F0OGr+1hi2KmA9q5DuDqhE/+lcm6iqpApe L5TKCgPAi9Vj2vnMzpb5Rp4= X-Received: by 2002:a17:902:1125:: with SMTP id d34mr23926978pla.75.1553493782495; Sun, 24 Mar 2019 23:03:02 -0700 (PDT) Received: from localhost.localdomain ([2001:268:c0a5:e068:c70:4af9:86e2:2]) by smtp.gmail.com with ESMTPSA id m2sm18006198pgr.74.2019.03.24.23.02.54 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 24 Mar 2019 23:03:01 -0700 (PDT) From: William Breathitt Gray To: linus.walleij@linaro.org, bgolaszewski@baylibre.com Cc: akpm@linux-foundation.org, linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@linux.intel.com, linux@rasmusvillemoes.dk, yamada.masahiro@socionext.com, linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, geert@linux-m68k.org, preid@electromag.com.au, William Breathitt Gray Subject: [PATCH v11 03/11] gpio: 104-dio-48e: Utilize for_each_set_clump8 macro Date: Mon, 25 Mar 2019 15:03:50 +0900 Message-Id: X-Mailer: git-send-email 2.21.0 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace verbose implementation in get_multiple/set_multiple callbacks with for_each_set_clump8 macro to simplify code and improve clarity. Reviewed-by: Linus Walleij Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-104-dio-48e.c | 73 ++++++++++----------------------- 1 file changed, 22 insertions(+), 51 deletions(-) diff --git a/drivers/gpio/gpio-104-dio-48e.c b/drivers/gpio/gpio-104-dio-48e.c index 92c8f944bf64..23413d90e944 100644 --- a/drivers/gpio/gpio-104-dio-48e.c +++ b/drivers/gpio/gpio-104-dio-48e.c @@ -183,46 +183,26 @@ static int dio48e_gpio_get(struct gpio_chip *chip, unsigned offset) return !!(port_state & mask); } +static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; + static int dio48e_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct dio48e_gpio *const dio48egpio = gpiochip_get_data(chip); - size_t i; - static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; - const unsigned int gpio_reg_size = 8; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); + unsigned int offset; + unsigned long gpio_mask; + const unsigned int ngpio = ARRAY_SIZE(ports) * 8; + unsigned int port_addr; unsigned long port_state; /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports); i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } - - /* read bits from current gpio port */ - port_state = inb(dio48egpio->base + ports[i]); + for_each_set_clump8(offset, gpio_mask, mask, ngpio) { + port_addr = dio48egpio->base + ports[offset / 8]; + port_state = inb(port_addr) & gpio_mask; - /* store acquired bits at respective bits array offset */ - bits[word_index] |= (port_state << word_offset) & word_mask; + bitmap_set_value8(bits, ngpio, port_state, offset); } return 0; @@ -252,37 +232,28 @@ static void dio48e_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct dio48e_gpio *const dio48egpio = gpiochip_get_data(chip); - unsigned int i; - const unsigned int gpio_reg_size = 8; - unsigned int port; - unsigned int out_port; + unsigned int offset; + unsigned long gpio_mask; + const unsigned int ngpio = ARRAY_SIZE(ports) * 8; + size_t index; + unsigned int port_addr; unsigned int bitmask; unsigned long flags; - /* set bits are evaluated a gpio register size at a time */ - for (i = 0; i < chip->ngpio; i += gpio_reg_size) { - /* no more set bits in this mask word; skip to the next word */ - if (!mask[BIT_WORD(i)]) { - i = (BIT_WORD(i) + 1) * BITS_PER_LONG - gpio_reg_size; - continue; - } + for_each_set_clump8(offset, gpio_mask, mask, ngpio) { + index = offset / 8; + port_addr = dio48egpio->base + ports[index]; - port = i / gpio_reg_size; - out_port = (port > 2) ? port + 1 : port; - bitmask = mask[BIT_WORD(i)] & bits[BIT_WORD(i)]; + bitmask = bitmap_get_value8(bits, ngpio, offset) & gpio_mask; raw_spin_lock_irqsave(&dio48egpio->lock, flags); /* update output state data and set device gpio register */ - dio48egpio->out_state[port] &= ~mask[BIT_WORD(i)]; - dio48egpio->out_state[port] |= bitmask; - outb(dio48egpio->out_state[port], dio48egpio->base + out_port); + dio48egpio->out_state[index] &= ~gpio_mask; + dio48egpio->out_state[index] |= bitmask; + outb(dio48egpio->out_state[index], port_addr); raw_spin_unlock_irqrestore(&dio48egpio->lock, flags); - - /* prepare for next gpio register set */ - mask[BIT_WORD(i)] >>= gpio_reg_size; - bits[BIT_WORD(i)] >>= gpio_reg_size; } } -- 2.21.0