Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp3245293img; Mon, 25 Mar 2019 06:40:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqzR+jPTC5Eo7QQxLgE4lz+TJ4jcqpmv3pSvac0U7VKG3DubDiUdOMvTQVe3y+pr1kn/iBfn X-Received: by 2002:a17:902:968a:: with SMTP id n10mr25651457plp.283.1553521231168; Mon, 25 Mar 2019 06:40:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553521231; cv=none; d=google.com; s=arc-20160816; b=xfme+Oey+elkE038QKYDk/fib08E510TnHAIl9xwySvXMWyku7H8eHehrgDAKJJb0x 0813VQ8QViQlN/jkMyWjq7G8E3cN0/LogS2NNFhHwCmKUILb27WBy41kn/JeHB3nZ/ww 0robEhpGNE30yhpFnHDgPMwvqJsWk5SrXee+i6MQz5axSO4D1glIf9Vmo749MejNbNpl AQRcA/HafLv7RoGpH1Zj9TeJ63sKvM1bw9F2OjQGMJmpNrrSoxI5QdzMWxiC1XDnP2Rv ShfrroFwS7E11leqnZ7xNeNhAVtgLJnn9Ha3eMrejAfnSTwjsmYL+jIXlou0ahDReYiR mo4A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:references:message-id :content-transfer-encoding:cc:date:in-reply-to:from:subject :mime-version; bh=AcdKpAWcZyf90ho6Z2ImYI6PrFT67lNcr36wuUNmsFo=; b=pcDyxSNvsqpta9DEBS524Q/emfaJlWhMnrUj1lJ6KfZyE2FeF9mCimz4seks42NgKf CL90g1ZVxeTZQOptxN6cqg/lXX8oGSFqYcqiuSA3iAtUBFNSfMxW2fFgtlFncqbpycJ8 N3C3xsgvmwNbq1INDqF/GTxxl5E+oxkFWZF8apqjji6phJwE6HVIp9axlxkbJ/2beI/k WJs5Y7cdViw25/1odmNj54xtsGa9sdpVm12/6b7wSoGy8PDsGwUPENBcPC7+rhpR66U3 e/5AWNBae//DsOpYQoXCJG8qwLkBpWpElbfTVkz9hLVID5n3ZikMqwfIpmJqdD0OsI/B d0Iw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y17si13215167pfe.192.2019.03.25.06.40.16; Mon, 25 Mar 2019 06:40:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727111AbfCYNjl convert rfc822-to-8bit (ORCPT + 99 others); Mon, 25 Mar 2019 09:39:41 -0400 Received: from vegas.theobroma-systems.com ([144.76.126.164]:40717 "EHLO mail.theobroma-systems.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726059AbfCYNjl (ORCPT ); Mon, 25 Mar 2019 09:39:41 -0400 Received: from ip092042140082.rev.nessus.at ([92.42.140.82]:62031 helo=[10.2.146.249]) by mail.theobroma-systems.com with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1h8Pot-0001Ei-2Z; Mon, 25 Mar 2019 14:39:21 +0100 Content-Type: text/plain; charset=us-ascii Mime-Version: 1.0 (Mac OS X Mail 11.5 \(3445.9.1\)) Subject: Re: [PATCH v3 2/3] mmc: sdhci-of-arasan: Add DTS property to disable DCMDs. From: =?utf-8?Q?Christoph_M=C3=BCllner?= In-Reply-To: Date: Mon, 25 Mar 2019 14:39:14 +0100 Cc: Rob Herring , Mark Rutland , Heiko Stuebner , Shawn Lin , Adrian Hunter , Philipp Tomsich , Michal Simek , Viresh Kumar , Enric Balletbo i Serra , Matthias Brugger , Douglas Anderson , Tony Xie , Randy Li , Vicente Bergas , Ezequiel Garcia , Klaus Goger , "linux-mmc@vger.kernel.org" , DTML , Linux Kernel Mailing List , Linux ARM , "open list:ARM/Rockchip SoC..." Content-Transfer-Encoding: 8BIT Message-Id: <2D2515D6-1E11-4EA3-B016-EC37A9E3091D@theobroma-systems.com> References: <20190322113808.16858-1-christoph.muellner@theobroma-systems.com> <20190322113808.16858-2-christoph.muellner@theobroma-systems.com> To: Ulf Hansson X-Mailer: Apple Mail (2.3445.9.1) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org > On 25.03.2019, at 14:27, Ulf Hansson wrote: > > On Fri, 22 Mar 2019 at 12:39, Christoph Muellner > wrote: >> >> Direct commands (DCMDs) are an optional feature of eMMC 5.1's command >> queue engine (CQE). The Arasan eMMC 5.1 controller uses the CQHCI, >> which exposes a control register bit to enable the feature. >> The current implementation sets this bit unconditionally. >> >> This patch allows to suppress the feature activation, >> by specifying the property disable-cqe-dcmd. >> >> Signed-off-by: Christoph Muellner >> Signed-off-by: Philipp Tomsich >> Acked-by: Adrian Hunter > > Applied for next, thanks! > > Perhaps both patch1 and patch2 should be tagged for stable? Then > please tell me and I can add a tag. Hi Ulf, yes tagging for stable would be nice. I guess, the following would fit: Fixes: 84362d79f436 ("mmc: sdhci-of-arasan: Add CQHCI support for arasan,sdhci-5.1") Thanks, Christoph > > Kind regards > Uffe > > > >> --- >> drivers/mmc/host/sdhci-of-arasan.c | 5 ++++- >> 1 file changed, 4 insertions(+), 1 deletion(-) >> >> diff --git a/drivers/mmc/host/sdhci-of-arasan.c b/drivers/mmc/host/sdhci-of-arasan.c >> index c9e3e050ccc8..88dc3f00a5be 100644 >> --- a/drivers/mmc/host/sdhci-of-arasan.c >> +++ b/drivers/mmc/host/sdhci-of-arasan.c >> @@ -832,7 +832,10 @@ static int sdhci_arasan_probe(struct platform_device *pdev) >> host->mmc_host_ops.start_signal_voltage_switch = >> sdhci_arasan_voltage_switch; >> sdhci_arasan->has_cqe = true; >> - host->mmc->caps2 |= MMC_CAP2_CQE | MMC_CAP2_CQE_DCMD; >> + host->mmc->caps2 |= MMC_CAP2_CQE; >> + >> + if (!of_property_read_bool(np, "disable-cqe-dcmd")) >> + host->mmc->caps2 |= MMC_CAP2_CQE_DCMD; >> } >> >> ret = sdhci_arasan_add_host(sdhci_arasan); >> -- >> 2.11.0 >>