Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Subject: Re: [PATCH] arm64: add support for ASR AquilaC SoC
To:     Dan Carpenter <dan.carpenter@oracle.com>
CC:     <linux-kernel@vger.kernel.org>
References: <1553389083-13237-1-git-send-email-qiaozhou@asrmicro.com>
 <20190326081251.GE32613@kadam>
From:   qiaozhou <qiaozhou@asrmicro.com>
Message-ID: <5f777fcb-291a-3144-9674-cb81848a4a85@asrmicro.com>
Date:   Tue, 26 Mar 2019 17:19:08 +0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.5.1
MIME-Version: 1.0
In-Reply-To: <20190326081251.GE32613@kadam>
Content-Type: text/plain; charset="utf-8"; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk


On 2019/3/26 下午4:12, Dan Carpenter wrote:
> 
> I'm not the right person to send this to...
> 
> $ ./scripts/get_maintainer.pl -f arch/arm64/Kconfig.platforms
> Catalin Marinas <catalin.marinas@arm.com> (maintainer:ARM64 PORT (AARCH64 ARCHITECTURE))
> Will Deacon <will.deacon@arm.com> (maintainer:ARM64 PORT (AARCH64 ARCHITECTURE))
> linux-arm-kernel@lists.infradead.org (moderated list:ARM64 PORT (AARCH64 ARCHITECTURE))
> linux-kernel@vger.kernel.org (open list)
I'll send to Will and Catalin next time.
> 
> 
> On Sun, Mar 24, 2019 at 08:58:03AM +0800, qiaozhou wrote:
>> From: Qiao Zhou <qiaozhou@asrmicro.com>
>>
>> Add ARCH_ASR
> 
> You'll need to expand this.
Yes, I'll add more description.
> 
>>
>> Signed-off-by: qiaozhou <qiaozhou@asrmicro.com>
>                   ^^^^^^^^
> Use Qiao Zhou so it matches the From header.
ok.
> 
> 
>> ---
>>   arch/arm64/Kconfig.platforms | 6 ++++++
>>   1 file changed, 6 insertions(+)
>>
>> diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms
>> index 70498a0..da8d43a 100644
>> --- a/arch/arm64/Kconfig.platforms
>> +++ b/arch/arm64/Kconfig.platforms
>> @@ -278,4 +278,10 @@ config ARCH_ZYNQMP
>>   	help
>>   	  This enables support for Xilinx ZynqMP Family
>>   
>> +config ARCH_ASR
>> +	bool "ASR Microelectronics chip Family"
>> +	select PINCTRL
>> +	help
>> +	  This enables support for ASR Microelectronics chip Family, including:
>> +	  - ASR 8751C SoC
>>   endmenu
> 
> Was this supposed to be part of the patch you sent earlier?  You will
> need to resend that one as a v2 patch.
Yes. I'll send a v2 patch. thanks a lot for reviewing.
> 
> regards,
> dan carpenter
>