Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp4101764img; Tue, 26 Mar 2019 03:04:58 -0700 (PDT) X-Google-Smtp-Source: APXvYqzw+HzU83eWr1/N4JCTenObUy4qg96PagZTtTLHoS1RzdWQ2vC1EbqLsqFX1uvTtyp8UJ3o X-Received: by 2002:a17:902:848d:: with SMTP id c13mr16807077plo.279.1553594698779; Tue, 26 Mar 2019 03:04:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553594698; cv=none; d=google.com; s=arc-20160816; b=Mt/C6FBSxCuME2O/EwoOzlOVVgfwwX1XRA+wtL/EhEPKe1vTUlwCKLzMNdyo9UczaO tMlCNsBYa7y+yMnNL7XW89Qs+ZcAa4r6grfUU9Xo67CD97lRkzINljJ99bR6NThlbH41 /snGqITdBwIxJeALGSsOYIxj51HELgbmVBfucLGpq6FkP1APVvompx883T1LMafZtPCp P4J3f+BbgLFF0ZR4zmK9ue4AFDiAjUk2Xe7ZynXgc0QbjcKp+llp/gjtTlGZx7G48w/Z r/FZ9SupBB5O99sahzf6t2jEpwT1CH20tkfXtla3OQsBybZruZ/js1mze2stMcS9ywQi aNVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=2XUYURDdSZUC4c0wPEzGu7tD9367H/tEF000vToLPTQ=; b=YlipVN1FwTDlOZ2VHmW4/Z0x+6xD2p8kNp68BuHWLcjURwCOt++IhbOaTa/EClDFHe gYs+H0nMiCNNdGQrXdORz1bVanxOmJzW1pjODCQ6CU2oL1H5C/xW6JWpxb0zlRSEr+3+ LqWxLYpfL36RBlhWLOXFLKzbyt0lO5ExaK6uUT5/q17YaXejZNQTD+Po4D+fOFlXkzzz GPh7biLHiXoaJNLl3uagjOYX4xqN+eSLsNncUdOed1DFlv8IeZ0OLrwDwmJ5C5RqtsE7 SuYGGy2uTeWu2r170lK2xcEXOXqrMSCILThXs5bxCSwwT4bexTr76ieVDoZnl9Di1FQD L0LA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l187si15577584pfc.43.2019.03.26.03.04.42; Tue, 26 Mar 2019 03:04:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727203AbfCZKEF (ORCPT + 99 others); Tue, 26 Mar 2019 06:04:05 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:65482 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725948AbfCZKEE (ORCPT ); Tue, 26 Mar 2019 06:04:04 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x2Q9ugbw026877; Tue, 26 Mar 2019 11:03:54 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2rddhbgpqe-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Tue, 26 Mar 2019 11:03:54 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 476E63A; Tue, 26 Mar 2019 10:03:50 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas23.st.com [10.75.90.46]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 1A4CA516B; Tue, 26 Mar 2019 10:03:50 +0000 (GMT) Received: from SAFEX1HUBCAS21.st.com (10.75.90.45) by SAFEX1HUBCAS23.st.com (10.75.90.46) with Microsoft SMTP Server (TLS) id 14.3.435.0; Tue, 26 Mar 2019 11:03:50 +0100 Received: from localhost (10.129.172.100) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 26 Mar 2019 11:03:49 +0100 From: Mickael Guene To: CC: , Mickael Guene , "Mauro Carvalho Chehab" , , , "David S. Miller" , Nicolas Ferre , Rob Herring , Greg Kroah-Hartman , "Mark Rutland" Subject: [PATCH v3 1/2] dt-bindings: Document MIPID02 bindings Date: Tue, 26 Mar 2019 11:03:39 +0100 Message-ID: <1553594620-88280-2-git-send-email-mickael.guene@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1553594620-88280-1-git-send-email-mickael.guene@st.com> References: <1552373045-134493-1-git-send-email-mickael.guene@st.com> <1553594620-88280-1-git-send-email-mickael.guene@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.129.172.100] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2019-03-26_05:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds documentation of device tree for MIPID02 CSI-2 to PARALLEL bridge. Signed-off-by: Mickael Guene --- Changes in v3: None Changes in v2: - Add precision about first CSI-2 port data rate - Document endpoints supported properties - Rename 'mipid02@14' into generic 'csi2rx@14' in example .../bindings/media/i2c/st,st-mipid02.txt | 83 ++++++++++++++++++++++ MAINTAINERS | 7 ++ 2 files changed, 90 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt diff --git a/Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt b/Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt new file mode 100644 index 0000000..dfeab45 --- /dev/null +++ b/Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt @@ -0,0 +1,83 @@ +STMicroelectronics MIPID02 CSI-2 to PARALLEL bridge + +MIPID02 has two CSI-2 input ports, only one of those ports can be active at a +time. Active port input stream will be de-serialized and its content outputted +through PARALLEL output port. +CSI-2 first input port is a dual lane 800Mbps per lane whereas CSI-2 second +input port is a single lane 800Mbps. Both ports support clock and data lane +polarity swap. First port also supports data lane swap. +PARALLEL output port has a maximum width of 12 bits. +Supported formats are RAW6, RAW7, RAW8, RAW10, RAW12, RGB565, RGB888, RGB444, +YUV420 8-bit, YUV422 8-bit and YUV420 10-bit. + +Required Properties: +- compatible: should be "st,st-mipid02" +- clocks: reference to the xclk input clock. +- clock-names: should be "xclk". +- VDDE-supply: sensor digital IO supply. Must be 1.8 volts. +- VDDIN-supply: sensor internal regulator supply. Must be 1.8 volts. + +Optional Properties: +- reset-gpios: reference to the GPIO connected to the xsdn pin, if any. + This is an active low signal to the mipid02. + +Required subnodes: + - ports: A ports node with one port child node per device input and output + port, in accordance with the video interface bindings defined in + Documentation/devicetree/bindings/media/video-interfaces.txt. The + port nodes are numbered as follows: + + Port Description + ----------------------------- + 0 CSI-2 first input port + 1 CSI-2 second input port + 2 PARALLEL output + +Endpoint node optional properties for CSI-2 connection are: +- bus-type: if present should be 4 - MIPI CSI-2 D-PHY. +- clock-lanes: should be set to <0> if present (clock lane on hardware lane 0). +- data-lanes: if present should be <1> for Port 1. for Port 0 dual-lane +operation should be <1 2> or <2 1>. For Port 0 single-lane operation should be +<1> or <2>. +- lane-polarities: any lane can be inverted. + +Endpoint node optional properties for PARALLEL connection are: +- bus-type: if present should be 5 - Parallel. +- bus-width: shall be set to <6>, <7>, <8>, <10> or <12>. +- hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively. +- vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively. + +Example: + +mipid02: csi2rx@14 { + compatible = "st,st-mipid02"; + reg = <0x14>; + status = "okay"; + clocks = <&clk_ext_camera_12>; + clock-names = "xclk"; + VDDE-supply = <&vdd>; + VDDIN-supply = <&vdd>; + ports { + #address-cells = <1>; + #size-cells = <0>; + port@0 { + reg = <0>; + + ep0: endpoint { + clock-lanes = <0>; + data-lanes = <1 2>; + remote-endpoint = <&mipi_csi2_in>; + }; + }; + port@2 { + reg = <2>; + + ep2: endpoint { + bus-width = <8>; + hsync-active = <0>; + vsync-active = <0>; + remote-endpoint = <¶llel_out>; + }; + }; + }; +}; diff --git a/MAINTAINERS b/MAINTAINERS index e17ebf7..74da99d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -14668,6 +14668,13 @@ S: Maintained F: drivers/iio/imu/st_lsm6dsx/ F: Documentation/devicetree/bindings/iio/imu/st_lsm6dsx.txt +ST MIPID02 CSI-2 TO PARALLEL BRIDGE DRIVER +M: Mickael Guene +L: linux-media@vger.kernel.org +T: git git://linuxtv.org/media_tree.git +S: Maintained +F: Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt + ST STM32 I2C/SMBUS DRIVER M: Pierre-Yves MORDRET L: linux-i2c@vger.kernel.org -- 2.7.4