Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp4124667img; Tue, 26 Mar 2019 03:34:15 -0700 (PDT) X-Google-Smtp-Source: APXvYqz8TGoK0CT13li//TqFH524I2yI6vstStRxq7ZmGRSyW3oRGJwnyF3jkfPuBjm7VJR05Hqu X-Received: by 2002:aa7:8059:: with SMTP id y25mr28312742pfm.74.1553596455470; Tue, 26 Mar 2019 03:34:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553596455; cv=none; d=google.com; s=arc-20160816; b=PQju4/PQ2mh+BxYWJJhRzWE1TLXh2KFwWv/8j4g4saoanYJj9109TaOW53JmAdZNL2 u9EjWvfHYnE15HbQANZ1xARIlNT7N9Lcj4QTXeMalSLZXnPHLJF7pW7JWRMAfl2VE6As yUty76NjHL3Vy3wLcFw3UfRhnTlDgUH6x/DMrS9bG86yWF0b/1SEWrCy4bE8lHWjVUU8 qj+aG/ibkPUlbYdPatYK1Ebazn9D6+zijiDodYVQTy6U1JyIIuegNqpNRpPy22RAbcim hJMCWeMYlhj+Q4ITDW/G0+ZZ37uVjLQHP+2DLddICv4FuQEV5odNGGORcvZFRi3NYTuH a5Rg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id; bh=YALpK9/X4U2PlI2bBkQzB79FCbR44bq8v32bHz1Uqnw=; b=yC9Hma/0pcNMq0aFSz6x4PmG2AUAAZxKHhgSmlvffc0W1gywHHUitUTnuT30AckTqV 1RLIsmmSD5yqJRyLvWdhwtF7s9M9J4yW1GWVASmCaohah6SdK9on6mmCsVQdYqARLXuM lF9iVwbUPZtaE3NDJywbLeL+ngR07e1g3Vyl8tRGokSC8KXL+LbqiizBEGkPoRj+Ks6n EpMBQuE4UOiiIVENYXq3XjGURF1gXGs0CbuQwvZYZrOEAIZzXnvY92Nf7QZh8eexmNWe l7fNpXcBCAR04ldYWuEqgif9UetMpiCU/8Cbxkrt/yCGevmqG9VloXIbXkicr5NumWBT BjcQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k20si15073195pfk.55.2019.03.26.03.34.00; Tue, 26 Mar 2019 03:34:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731412AbfCZKd3 (ORCPT + 99 others); Tue, 26 Mar 2019 06:33:29 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:26823 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726266AbfCZKd3 (ORCPT ); Tue, 26 Mar 2019 06:33:29 -0400 X-UUID: 79f4725e715a4ff086b75836e5093e7e-20190326 X-UUID: 79f4725e715a4ff086b75836e5093e7e-20190326 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1488152924; Tue, 26 Mar 2019 18:33:22 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 26 Mar 2019 18:33:21 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkcas07.mediatek.inc (172.21.101.84) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 26 Mar 2019 18:33:21 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 26 Mar 2019 18:33:20 +0800 Message-ID: <1553596401.24277.4.camel@mtksdaap41> Subject: Re: [PATCH v2 1/2] arm64: dts: mt8173: correct cpu type of cpu2 and cpu3 to cortex-a72 From: Seiya Wang To: Stephen Boyd CC: Mark Rutland , Matthias Brugger , Michael Turquette , "Rob Herring" , , , , , Date: Tue, 26 Mar 2019 18:33:21 +0800 In-Reply-To: <20190225065112.3400-1-seiya.wang@mediatek.com> References: <20190225065112.3400-1-seiya.wang@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 2019-02-25 at 14:51 +0800, Seiya Wang wrote: > The cpu type of cpu2 and cpu3 should be cortex-a72, not cortex-a57. > > Signed-off-by: Seiya Wang > --- > arch/arm64/boot/dts/mediatek/mt8173.dtsi | 8 ++++---- > 1 file changed, 4 insertions(+), 4 deletions(-) > > diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi > index 44374c506a1c..99675c51577a 100644 > --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi > +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi > @@ -178,12 +178,12 @@ > > cpu2: cpu@100 { > device_type = "cpu"; > - compatible = "arm,cortex-a57"; > + compatible = "arm,cortex-a72"; > reg = <0x100>; > enable-method = "psci"; > cpu-idle-states = <&CPU_SLEEP_0>; > #cooling-cells = <2>; > - clocks = <&infracfg CLK_INFRA_CA57SEL>, > + clocks = <&infracfg CLK_INFRA_CA72SEL>, > <&apmixedsys CLK_APMIXED_MAINPLL>; > clock-names = "cpu", "intermediate"; > operating-points-v2 = <&cluster1_opp>; > @@ -191,12 +191,12 @@ > > cpu3: cpu@101 { > device_type = "cpu"; > - compatible = "arm,cortex-a57"; > + compatible = "arm,cortex-a72"; > reg = <0x101>; > enable-method = "psci"; > cpu-idle-states = <&CPU_SLEEP_0>; > #cooling-cells = <2>; > - clocks = <&infracfg CLK_INFRA_CA57SEL>, > + clocks = <&infracfg CLK_INFRA_CA72SEL>, > <&apmixedsys CLK_APMIXED_MAINPLL>; > clock-names = "cpu", "intermediate"; > operating-points-v2 = <&cluster1_opp>; Since CLK_INFRA_CA72SEL has been added in mt8173-clk.h , please review this patch. Thanks.