Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp4154246img; Tue, 26 Mar 2019 04:12:54 -0700 (PDT) X-Google-Smtp-Source: APXvYqyEDzwKpKp3XzHE78jZd1drHq6y6loR610imqkzRGZQaTbAmkowkG5hHgJER/uNqk3mZFmx X-Received: by 2002:a63:7141:: with SMTP id b1mr1538304pgn.331.1553598774252; Tue, 26 Mar 2019 04:12:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553598774; cv=none; d=google.com; s=arc-20160816; b=XiDTqb0zWbpVm+tMoS+Hkc3kz3MRBdnXDyoNRu5Iqjko2/++i2QGlKb41+/erLFqEx /COXqS3U+zS9InMR1zzM1R2FxnKxSOVEIwcPg3EB5IH0D3rkZ0igGZIBGsCcT1EPOLN8 GIW3GaaUatFWRLxZWvVbqJCVFuUPB3L2wtV1+RQVi5Q2cWM8XhqMVHomo2O1iz6zVbZh lswQ41EHZKi6X5ox8Dcx1OaltJuKu4wgqY+apjpdLzYyumv9gUzSWw6GQOSHE3SxOpuN 6S0Nt0FpMDxvTPTuz4j5N43TLRt0F10FCD09IfIQyN6yBt1S3wu5zQCDB8qzg7TzIfbo dDBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:autocrypt:openpgp:from:references:cc:to :subject; bh=9slX3TDLv87XosP846IljDLd3WexQqwcC1RdehoeoY0=; b=vCpFQhDLlWNY0CqgR1pJdkKnUZJfrVRk93TLHEAtT4aLIC4yXni1ks2e/rCu+So22U V2Z011K0/gQn56DVKhaL7nz8sLRmPP9RGp4izXrzrnRiu382yd0D9s0CQtk9KJ5bJGMg 3cD7uXx6yiyXhiBjUrjsneF/DyVionBPp4f8+50aDeG+SN5fUOQ0771fxKtvBgPS9HWX mojCfHbKciTerscNOuvXtBCNhOgrsVfKdknWGJWm0ie0xWbI/xA0WJYJ2BYy9uUMg1lo ihKDzIA2zSA5g2caTTb60fm5xCmr9bGd+70Wqe/wX6AuKLgXQ68691Rucye1rwErYajk KfVQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m184si15866876pfb.73.2019.03.26.04.12.38; Tue, 26 Mar 2019 04:12:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726645AbfCZLMC (ORCPT + 99 others); Tue, 26 Mar 2019 07:12:02 -0400 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:34474 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726042AbfCZLMC (ORCPT ); Tue, 26 Mar 2019 07:12:02 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id D52971596; Tue, 26 Mar 2019 04:12:01 -0700 (PDT) Received: from [10.1.196.92] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id BE7043F59C; Tue, 26 Mar 2019 04:12:00 -0700 (PDT) Subject: Re: [PATCH v2] genirq: Respect IRQCHIP_SKIP_SET_WAKE in irq_chip_set_wake_parent() To: Stephen Boyd , Thomas Gleixner Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, Lina Iyer References: <20190325181026.247796-1-swboyd@chromium.org> From: Marc Zyngier Openpgp: preference=signencrypt Autocrypt: addr=marc.zyngier@arm.com; prefer-encrypt=mutual; keydata= mQINBE6Jf0UBEADLCxpix34Ch3kQKA9SNlVQroj9aHAEzzl0+V8jrvT9a9GkK+FjBOIQz4KE g+3p+lqgJH4NfwPm9H5I5e3wa+Scz9wAqWLTT772Rqb6hf6kx0kKd0P2jGv79qXSmwru28vJ t9NNsmIhEYwS5eTfCbsZZDCnR31J6qxozsDHpCGLHlYym/VbC199Uq/pN5gH+5JHZyhyZiNW ozUCjMqC4eNW42nYVKZQfbj/k4W9xFfudFaFEhAf/Vb1r6F05eBP1uopuzNkAN7vqS8XcgQH qXI357YC4ToCbmqLue4HK9+2mtf7MTdHZYGZ939OfTlOGuxFW+bhtPQzsHiW7eNe0ew0+LaL 3wdNzT5abPBscqXWVGsZWCAzBmrZato+Pd2bSCDPLInZV0j+rjt7MWiSxEAEowue3IcZA++7 ifTDIscQdpeKT8hcL+9eHLgoSDH62SlubO/y8bB1hV8JjLW/jQpLnae0oz25h39ij4ijcp8N t5slf5DNRi1NLz5+iaaLg4gaM3ywVK2VEKdBTg+JTg3dfrb3DH7ctTQquyKun9IVY8AsxMc6 lxl4HxrpLX7HgF10685GG5fFla7R1RUnW5svgQhz6YVU33yJjk5lIIrrxKI/wLlhn066mtu1 DoD9TEAjwOmpa6ofV6rHeBPehUwMZEsLqlKfLsl0PpsJwov8TQARAQABtCNNYXJjIFp5bmdp ZXIgPG1hcmMuenluZ2llckBhcm0uY29tPokCOwQTAQIAJQIbAwYLCQgHAwIGFQgCCQoLBBYC AwECHgECF4AFAk6NvYYCGQEACgkQI9DQutE9ekObww/+NcUATWXOcnoPflpYG43GZ0XjQLng LQFjBZL+CJV5+1XMDfz4ATH37cR+8gMO1UwmWPv5tOMKLHhw6uLxGG4upPAm0qxjRA/SE3LC 22kBjWiSMrkQgv5FDcwdhAcj8A+gKgcXBeyXsGBXLjo5UQOGvPTQXcqNXB9A3ZZN9vS6QUYN TXFjnUnzCJd+PVI/4jORz9EUVw1q/+kZgmA8/GhfPH3xNetTGLyJCJcQ86acom2liLZZX4+1 6Hda2x3hxpoQo7pTu+XA2YC4XyUstNDYIsE4F4NVHGi88a3N8yWE+Z7cBI2HjGvpfNxZnmKX 6bws6RQ4LHDPhy0yzWFowJXGTqM/e79c1UeqOVxKGFF3VhJJu1nMlh+5hnW4glXOoy/WmDEM UMbl9KbJUfo+GgIQGMp8mwgW0vK4HrSmevlDeMcrLdfbbFbcZLNeFFBn6KqxFZaTd+LpylIH bOPN6fy1Dxf7UZscogYw5Pt0JscgpciuO3DAZo3eXz6ffj2NrWchnbj+SpPBiH4srfFmHY+Y LBemIIOmSqIsjoSRjNEZeEObkshDVG5NncJzbAQY+V3Q3yo9og/8ZiaulVWDbcpKyUpzt7pv cdnY3baDE8ate/cymFP5jGJK++QCeA6u6JzBp7HnKbngqWa6g8qDSjPXBPCLmmRWbc5j0lvA 6ilrF8m5Ag0ETol/RQEQAM/2pdLYCWmf3rtIiP8Wj5NwyjSL6/UrChXtoX9wlY8a4h3EX6E3 64snIJVMLbyr4bwdmPKULlny7T/R8dx/mCOWu/DztrVNQiXWOTKJnd/2iQblBT+W5W8ep/nS w3qUIckKwKdplQtzSKeE+PJ+GMS+DoNDDkcrVjUnsoCEr0aK3cO6g5hLGu8IBbC1CJYSpple VVb/sADnWF3SfUvJ/l4K8Uk4B4+X90KpA7U9MhvDTCy5mJGaTsFqDLpnqp/yqaT2P7kyMG2E w+eqtVIqwwweZA0S+tuqput5xdNAcsj2PugVx9tlw/LJo39nh8NrMxAhv5aQ+JJ2I8UTiHLX QvoC0Yc/jZX/JRB5r4x4IhK34Mv5TiH/gFfZbwxd287Y1jOaD9lhnke1SX5MXF7eCT3cgyB+ hgSu42w+2xYl3+rzIhQqxXhaP232t/b3ilJO00ZZ19d4KICGcakeiL6ZBtD8TrtkRiewI3v0 o8rUBWtjcDRgg3tWx/PcJvZnw1twbmRdaNvsvnlapD2Y9Js3woRLIjSAGOijwzFXSJyC2HU1 AAuR9uo4/QkeIrQVHIxP7TJZdJ9sGEWdeGPzzPlKLHwIX2HzfbdtPejPSXm5LJ026qdtJHgz BAb3NygZG6BH6EC1NPDQ6O53EXorXS1tsSAgp5ZDSFEBklpRVT3E0NrDABEBAAGJAh8EGAEC AAkFAk6Jf0UCGwwACgkQI9DQutE9ekMLBQ//U+Mt9DtFpzMCIHFPE9nNlsCm75j22lNiw6mX mx3cUA3pl+uRGQr/zQC5inQNtjFUmwGkHqrAw+SmG5gsgnM4pSdYvraWaCWOZCQCx1lpaCOl MotrNcwMJTJLQGc4BjJyOeSH59HQDitKfKMu/yjRhzT8CXhys6R0kYMrEN0tbe1cFOJkxSbV 0GgRTDF4PKyLT+RncoKxQe8lGxuk5614aRpBQa0LPafkirwqkUtxsPnarkPUEfkBlnIhAR8L kmneYLu0AvbWjfJCUH7qfpyS/FRrQCoBq9QIEcf2v1f0AIpA27f9KCEv5MZSHXGCdNcbjKw1 39YxYZhmXaHFKDSZIC29YhQJeXWlfDEDq6nIhvurZy3mSh2OMQgaIoFexPCsBBOclH8QUtMk a3jW/qYyrV+qUq9Wf3SKPrXf7B3xB332jFCETbyZQXqmowV+2b3rJFRWn5hK5B+xwvuxKyGq qDOGjof2dKl2zBIxbFgOclV7wqCVkhxSJi/QaOj2zBqSNPXga5DWtX3ekRnJLa1+ijXxmdjz hApihi08gwvP5G9fNGKQyRETePEtEAWt0b7dOqMzYBYGRVr7uS4uT6WP7fzOwAJC4lU7ZYWZ yVshCa0IvTtp1085RtT3qhh9mobkcZ+7cQOY+Tx2RGXS9WeOh2jZjdoWUv6CevXNQyOUXMM= Organization: ARM Ltd Message-ID: Date: Tue, 26 Mar 2019 11:11:56 +0000 User-Agent: Mozilla/5.0 (X11; Linux aarch64; rv:60.0) Gecko/20100101 Thunderbird/60.5.1 MIME-Version: 1.0 In-Reply-To: <20190325181026.247796-1-swboyd@chromium.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Stephen, On 25/03/2019 18:10, Stephen Boyd wrote: > This function returns an error if a child irqchip calls > irq_chip_set_wake_parent() but its parent irqchip has the > IRQCHIP_SKIP_SET_WAKE flag set. Let's return 0 for success here instead > because there isn't anything to do. > > This keeps the behavior consistent with how set_irq_wake_real() is > implemented. That function returns 0 when the irqchip has the > IRQCHIP_SKIP_SET_WAKE flag set. It doesn't attempt to walk the chain of > parents and set irq wake on any chips that don't have the flag set > either. If the intent is to call the .irq_set_wake() callback of the > parent irqchip, then we expect irqchip implementations to omit the > IRQCHIP_SKIP_SET_WAKE flag and implement an .irq_set_wake() function > that calls irq_chip_set_wake_parent(). > > This fixes a problem on my Qualcomm sdm845 device where I can't set wake > on any GPIO interrupts after I apply work in progress wakeup irq patches > to the GPIO driver. The chain of chips looks like this: > > ARM GIC (skip) -> QCOM PDC (skip) -> QCOM GPIO nit: the parenting chain is actually built the other way around (we don't express the 'child' relationship). This doesn't change anything to the patch, but would make the reasoning a but easier to understand. > > The GPIO controller is a child of the QCOM PDC irqchip which is a child > of the ARM GIC irqchip. The QCOM PDC irqchip has the > IRQCHIP_SKIP_SET_WAKE flag set, and so does the grandparent ARM GIC. > > The GPIO driver doesn't know if the parent needs to set wake or not, so > it unconditionally calls irq_chip_set_wake_parent() causing this > function to return a failure because the parent irqchip (PDC) doesn't > have the .irq_set_wake() callback set. Returning 0 instead makes > everything work and irqs from the GPIO controller can be configured for > wakeup. > > Cc: Lina Iyer > Cc: Marc Zyngier > Signed-off-by: Stephen Boyd Fixes: 08b55e2a9208e ("genirq: Add irqchip_set_wake_parent") Acked-by: Marc Zyngier Thanks, M. -- Jazz is not dead. It just smells funny...