Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp4289058img; Tue, 26 Mar 2019 06:45:03 -0700 (PDT) X-Google-Smtp-Source: APXvYqxkLHQ8l58/rqxJRzjDK3O2S+9V1VyWPVoiGE2fAC2vo3tdk4958j5iD0ErItPvSP/yNvtf X-Received: by 2002:a17:902:e784:: with SMTP id cp4mr31446449plb.135.1553607903160; Tue, 26 Mar 2019 06:45:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553607903; cv=none; d=google.com; s=arc-20160816; b=N1Vdfr6AuyKaPhiTQUxfoIzyK0lhoGJddgK5TXCKuLe/4oG0FVU8SJK+x+W8bjw/Hc DWtp/yk8gtQfWSLfJV3RfHLrGO67uH96esr0QFmtRN9iSsuMCN3rravhWKNe/IiI47sl 68ve2AFKZ3eZCk3PxwnoT4DZ31DWvKgSSBBhK2YTVHmt1WSU2yItYzDdJnaxNZYNgJqB 8kti0rwB9AQ8PGIkWYk/APRRFqPuYE/XnQZgoiIKpj1nHKFgAQ2yyJYUJicybyxITUKs TLp/PrKqGIsAb2hfc5vO7RrDEaUSNC4gQzdAFDW7YPf0f9RJLz51838jjcz0Zw/ODNpm MGJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=0C4V/f57y6qTPkYZKjA5B+OEGiP4X/dGYX+pYZLyOpE=; b=Te6ZdfhRO9iRxqNhBWTEOaK7NO4h/2vb+7u5zBhMBNqWzMln7qbSbSvvuLwMyOVQMq CvcpCW6pw5f7N+7ykBogLNo7Uf/jlZXzi8zkJsTKajwX1rjMmT/rDfDK4GqnLp0WeYh5 M3SMVZPJKlj4T4jaqrRRuJFG8lELrWfzfTkEOXBY1EL6YdsdT6Jiw7PvUlVRBC7ZAWSg f3aZ/wv6R/KT/APpTjvk6j6XgnnUEi6e4qJ8oW9k7ydXJfoWGR1dmhAopo3UZCp1YR5k n+5rHEabLlFcwWFimKcMrRNNelgJznJ6o0Ekpi1TnlYpVyyxDm1Y5haHF9GmJua884wL rSMQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=iki.fi Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cc9si17738338plb.59.2019.03.26.06.44.47; Tue, 26 Mar 2019 06:45:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=iki.fi Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731491AbfCZNoM (ORCPT + 99 others); Tue, 26 Mar 2019 09:44:12 -0400 Received: from retiisi.org.uk ([95.216.213.190]:43012 "EHLO hillosipuli.retiisi.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726140AbfCZNoL (ORCPT ); Tue, 26 Mar 2019 09:44:11 -0400 Received: from valkosipuli.localdomain (valkosipuli.retiisi.org.uk [IPv6:2a01:4f9:c010:4572::80:2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by hillosipuli.retiisi.org.uk (Postfix) with ESMTPS id 1EC8C634C7B; Tue, 26 Mar 2019 15:44:05 +0200 (EET) Received: from sailus by valkosipuli.localdomain with local (Exim 4.89) (envelope-from ) id 1h8mN3-0000Kn-Ph; Tue, 26 Mar 2019 15:44:05 +0200 Date: Tue, 26 Mar 2019 15:44:05 +0200 From: Sakari Ailus To: Mickael GUENE Cc: "linux-media@vger.kernel.org" , Hugues FRUCHET , Mauro Carvalho Chehab , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "David S. Miller" , Nicolas Ferre , Rob Herring , Greg Kroah-Hartman , Mark Rutland Subject: Re: [PATCH v3 1/2] dt-bindings: Document MIPID02 bindings Message-ID: <20190326134405.v6ipjsl35ql67qil@valkosipuli.retiisi.org.uk> References: <1552373045-134493-1-git-send-email-mickael.guene@st.com> <1553594620-88280-1-git-send-email-mickael.guene@st.com> <1553594620-88280-2-git-send-email-mickael.guene@st.com> <20190326121731.m7z5o2jbzlfxalu6@valkosipuli.retiisi.org.uk> <7a62fee6-5792-0390-fd6f-f34aca0dc759@st.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <7a62fee6-5792-0390-fd6f-f34aca0dc759@st.com> User-Agent: NeoMutt/20170113 (1.7.2) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Mickael, On Tue, Mar 26, 2019 at 01:40:18PM +0000, Mickael GUENE wrote: > Hi Sakari, > > On 3/26/19 13:17, Sakari Ailus wrote: > > Hi Mickael, > > > > On Tue, Mar 26, 2019 at 11:03:39AM +0100, Mickael Guene wrote: > >> This adds documentation of device tree for MIPID02 CSI-2 to PARALLEL > >> bridge. > >> > >> Signed-off-by: Mickael Guene > >> --- > >> > >> Changes in v3: None > >> Changes in v2: > >> - Add precision about first CSI-2 port data rate > >> - Document endpoints supported properties > >> - Rename 'mipid02@14' into generic 'csi2rx@14' in example > >> > >> .../bindings/media/i2c/st,st-mipid02.txt | 83 ++++++++++++++++++++++ > >> MAINTAINERS | 7 ++ > >> 2 files changed, 90 insertions(+) > >> create mode 100644 Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt > >> > >> diff --git a/Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt b/Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt > >> new file mode 100644 > >> index 0000000..dfeab45 > >> --- /dev/null > >> +++ b/Documentation/devicetree/bindings/media/i2c/st,st-mipid02.txt > >> @@ -0,0 +1,83 @@ > >> +STMicroelectronics MIPID02 CSI-2 to PARALLEL bridge > >> + > >> +MIPID02 has two CSI-2 input ports, only one of those ports can be active at a > >> +time. Active port input stream will be de-serialized and its content outputted > >> +through PARALLEL output port. > >> +CSI-2 first input port is a dual lane 800Mbps per lane whereas CSI-2 second > >> +input port is a single lane 800Mbps. Both ports support clock and data lane > >> +polarity swap. First port also supports data lane swap. > >> +PARALLEL output port has a maximum width of 12 bits. > >> +Supported formats are RAW6, RAW7, RAW8, RAW10, RAW12, RGB565, RGB888, RGB444, > >> +YUV420 8-bit, YUV422 8-bit and YUV420 10-bit. > >> + > >> +Required Properties: > >> +- compatible: should be "st,st-mipid02" > >> +- clocks: reference to the xclk input clock. > >> +- clock-names: should be "xclk". > >> +- VDDE-supply: sensor digital IO supply. Must be 1.8 volts. > >> +- VDDIN-supply: sensor internal regulator supply. Must be 1.8 volts. > >> + > >> +Optional Properties: > >> +- reset-gpios: reference to the GPIO connected to the xsdn pin, if any. > >> + This is an active low signal to the mipid02. > >> + > >> +Required subnodes: > >> + - ports: A ports node with one port child node per device input and output > >> + port, in accordance with the video interface bindings defined in > >> + Documentation/devicetree/bindings/media/video-interfaces.txt. The > >> + port nodes are numbered as follows: > >> + > >> + Port Description > >> + ----------------------------- > >> + 0 CSI-2 first input port > >> + 1 CSI-2 second input port > >> + 2 PARALLEL output > >> + > >> +Endpoint node optional properties for CSI-2 connection are: > >> +- bus-type: if present should be 4 - MIPI CSI-2 D-PHY. > > > > You can drop this IMO --- there's just a single valid value so the driver > > may know that. > > > ok > >> +- clock-lanes: should be set to <0> if present (clock lane on hardware lane 0). > > > > And please omit this, too, if the clock lane is always 0. Please update the > > example, too. The driver doesn't need to check that either IMO, but up to > > you. > > > ok I will drop it from device tree documentation but I will keep driver check. > I will also make data-lanes mandatory. > >> +- data-lanes: if present should be <1> for Port 1. for Port 0 dual-lane > >> +operation should be <1 2> or <2 1>. For Port 0 single-lane operation should be > >> +<1> or <2>. > >> +- lane-polarities: any lane can be inverted. > >> + > >> +Endpoint node optional properties for PARALLEL connection are: > >> +- bus-type: if present should be 5 - Parallel. > > > > This, too, can be omitted. > > > ok > >> +- bus-width: shall be set to <6>, <7>, <8>, <10> or <12>. > >> +- hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively. > >> +- vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively. > > > > If these are optional, what are the defaults? IMO you could make them > > mandatory as well. > > > I will make bus-width mandatory > hsync-active and vsync-active will stay optional with LOW being the default. The above seems good to me. Thanks! -- Sakari Ailus