Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp4951079img; Tue, 26 Mar 2019 21:59:45 -0700 (PDT) X-Google-Smtp-Source: APXvYqyHcUtQAFNqLbo2gdx5SbO3cz4l3Awb46aIuo/kDUZSwr1VXoUDlKbUITgr9eQrBMwAHKOF X-Received: by 2002:a65:5c49:: with SMTP id v9mr32761151pgr.150.1553662785834; Tue, 26 Mar 2019 21:59:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553662785; cv=none; d=google.com; s=arc-20160816; b=r4yLRwcqpGa8bwqnPNm2KpUV/TB0zfdA3Vu11oEQfHJmtqfuD/jYuBjGPFaHA5Kv9U QvoS5rxFoltTQIICRpfnDiW48HBF+3MZ8iJpT4sVzQaE15JG6XeekdUzwxr++RdNQrao Z4RY1dyxZ7NELLGhI97VzlCWDARBsyGaRscd6GlCQGaYAKMp/Kgh/sKpsLWNwdrk/SWi nr+eC/eRSegfwBAFA7kS9TKuWtKN8HQDldYuPA5MaDBD9d4wuenoFMaGl0MCDKaczm6w fOyBN7z8fHvf1XiQ09KxdU6EQVN4reAbWCyZ8wf/NqjIL8wmkkGA1b41QR3BJTLi6Qd5 +1LA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=D+VKB8odm/iRn7Qlf3NsRe6rs5PO9H8u0I72DJse46A=; b=jqkIRPGHCxsDYWS7mVLu6tTZaF7gJZF7M/MnNApkmc+8XS/uVzkRvATPB/ywdn4Aqe b0pxZfdMIji58P2F+u9ctVq5v+zdRlwX1yN6L+Io79e3Dictn13rKSfWvQUWxn9miFt4 4cR2jQAPRW4HjLu1RA24GipjIoQHiyHgpyFDKGLwvP7Li5d+TVyFY4MBtrfvkkyj6qfA zq8mA5ItOW+mvzwIcEDIWJrNPF6ez1kuy8HGCf+liF3Eq+48oyj3W9OMisXd7i3XGxQT QGx+gGC4GBStNO9NWSZxPp8RoCtFTUhEZAngA29si34AnmbgG3AZfQFRJUV2Apk9G65H y3NQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=QiZYWv98; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c11si18020539pga.350.2019.03.26.21.59.30; Tue, 26 Mar 2019 21:59:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=QiZYWv98; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732266AbfC0E6b (ORCPT + 99 others); Wed, 27 Mar 2019 00:58:31 -0400 Received: from mail-pf1-f196.google.com ([209.85.210.196]:43203 "EHLO mail-pf1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725613AbfC0E6b (ORCPT ); Wed, 27 Mar 2019 00:58:31 -0400 Received: by mail-pf1-f196.google.com with SMTP id c8so9124893pfd.10; Tue, 26 Mar 2019 21:58:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=D+VKB8odm/iRn7Qlf3NsRe6rs5PO9H8u0I72DJse46A=; b=QiZYWv98mpUpZW7djHUVZS0MEFySpQjFTUP9fp/wlZ4PeMl2XJrN+g9Gh/8jgXbwzt 3wv+5c9twrrKcbT8FeddPYDk+IqFi8Nwyt/U6UOqdSK3VREjeRNF/ZuSKx1HoBwyqPz9 AtAAN7uKcl06iTl7mY6OOfFp7z8cS7jyzl+9nDlKIq2bRATR1rf7QXPGFr1FrRFws3YB tvGe4gWIRkyPXkush5lGWK1HtIq4SaHazEUidxScUcmdtmDE3upJnCuqrH5D0j6dZYmj uToISTrJJlneDT1//jBoWeynokP6ehckgWqJVjzz09I98YJ41YgIvXvOdp+zRzzUN3nr hoiQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=D+VKB8odm/iRn7Qlf3NsRe6rs5PO9H8u0I72DJse46A=; b=VmWvbSqqqgtF6PqXJ1ShiNiIRk3or+9UTWygI0PpCf2YXneQiLJe06QHkr4RFas/mj xEUw55o4XWOK1Mt0iv+NebZrIKw0k35620pKDY0lLTjb8GMLWVvhMczuksHLf1GhBYGP xtqHB9hFBmsCWo8im4Ls1TybO+NWyWAze8J+zRbeNRndUk8HLoPTNd6j2AUv+5L3nMHV Gb/2XpmignF/87RvYgCJQJye4SrBR6958vED7lwrfAvmAtva8bAe4GM8OPVSTbYHGE+U W8+aB/P3pskHAGRsfMARRAtdab+sfKlwJQwoQuQM75LzBjmJcAQcQfYDQT5GAsfb9PZS LH1Q== X-Gm-Message-State: APjAAAUpNXRf8k5Hbf1QFr/Q1CIsGnvu5NjE4zAG596Adrkz7eBTqwFG 2Y4ksrnIY1YkuVc6/6mtNy4= X-Received: by 2002:a63:fb45:: with SMTP id w5mr32663083pgj.118.1553662710330; Tue, 26 Mar 2019 21:58:30 -0700 (PDT) Received: from localhost.localdomain ([2001:268:c0a5:6014:c70:4af9:86e2:2]) by smtp.gmail.com with ESMTPSA id j8sm24879147pff.183.2019.03.26.21.58.23 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 26 Mar 2019 21:58:29 -0700 (PDT) From: William Breathitt Gray To: linus.walleij@linaro.org, bgolaszewski@baylibre.com Cc: akpm@linux-foundation.org, linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@linux.intel.com, linux@rasmusvillemoes.dk, yamada.masahiro@socionext.com, linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, geert@linux-m68k.org, preid@electromag.com.au, William Breathitt Gray Subject: [PATCH v13 03/11] gpio: 104-dio-48e: Utilize for_each_set_clump8 macro Date: Wed, 27 Mar 2019 13:59:24 +0900 Message-Id: X-Mailer: git-send-email 2.21.0 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace verbose implementation in get_multiple/set_multiple callbacks with for_each_set_clump8 macro to simplify code and improve clarity. Reviewed-by: Linus Walleij Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-104-dio-48e.c | 73 ++++++++++----------------------- 1 file changed, 21 insertions(+), 52 deletions(-) diff --git a/drivers/gpio/gpio-104-dio-48e.c b/drivers/gpio/gpio-104-dio-48e.c index 92c8f944bf64..2fc6d2b11d25 100644 --- a/drivers/gpio/gpio-104-dio-48e.c +++ b/drivers/gpio/gpio-104-dio-48e.c @@ -183,46 +183,25 @@ static int dio48e_gpio_get(struct gpio_chip *chip, unsigned offset) return !!(port_state & mask); } +static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; + static int dio48e_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct dio48e_gpio *const dio48egpio = gpiochip_get_data(chip); - size_t i; - static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; - const unsigned int gpio_reg_size = 8; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); + unsigned long offset; + unsigned long gpio_mask; + unsigned int port_addr; unsigned long port_state; /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports); i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } - - /* read bits from current gpio port */ - port_state = inb(dio48egpio->base + ports[i]); + for_each_set_clump8(offset, gpio_mask, mask, ARRAY_SIZE(ports) * 8) { + port_addr = dio48egpio->base + ports[offset / 8]; + port_state = inb(port_addr) & gpio_mask; - /* store acquired bits at respective bits array offset */ - bits[word_index] |= (port_state << word_offset) & word_mask; + bitmap_set_value8(bits, port_state, offset); } return 0; @@ -252,37 +231,27 @@ static void dio48e_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct dio48e_gpio *const dio48egpio = gpiochip_get_data(chip); - unsigned int i; - const unsigned int gpio_reg_size = 8; - unsigned int port; - unsigned int out_port; - unsigned int bitmask; + unsigned long offset; + unsigned long gpio_mask; + size_t index; + unsigned int port_addr; + unsigned long bitmask; unsigned long flags; - /* set bits are evaluated a gpio register size at a time */ - for (i = 0; i < chip->ngpio; i += gpio_reg_size) { - /* no more set bits in this mask word; skip to the next word */ - if (!mask[BIT_WORD(i)]) { - i = (BIT_WORD(i) + 1) * BITS_PER_LONG - gpio_reg_size; - continue; - } + for_each_set_clump8(offset, gpio_mask, mask, ARRAY_SIZE(ports) * 8) { + index = offset / 8; + port_addr = dio48egpio->base + ports[index]; - port = i / gpio_reg_size; - out_port = (port > 2) ? port + 1 : port; - bitmask = mask[BIT_WORD(i)] & bits[BIT_WORD(i)]; + bitmask = bitmap_get_value8(bits, offset) & gpio_mask; raw_spin_lock_irqsave(&dio48egpio->lock, flags); /* update output state data and set device gpio register */ - dio48egpio->out_state[port] &= ~mask[BIT_WORD(i)]; - dio48egpio->out_state[port] |= bitmask; - outb(dio48egpio->out_state[port], dio48egpio->base + out_port); + dio48egpio->out_state[index] &= ~gpio_mask; + dio48egpio->out_state[index] |= bitmask; + outb(dio48egpio->out_state[index], port_addr); raw_spin_unlock_irqrestore(&dio48egpio->lock, flags); - - /* prepare for next gpio register set */ - mask[BIT_WORD(i)] >>= gpio_reg_size; - bits[BIT_WORD(i)] >>= gpio_reg_size; } } -- 2.21.0