Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp4951567img; Tue, 26 Mar 2019 22:00:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqznWcHAcvS5v1Coa6m0zyV5ic9VWTw5W+d9kVf5IjaR6gUzSdkop5yLwUgB6cZoEXMHQjLt X-Received: by 2002:a63:af06:: with SMTP id w6mr31901918pge.338.1553662831285; Tue, 26 Mar 2019 22:00:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553662831; cv=none; d=google.com; s=arc-20160816; b=JhqRXrwRoee9F5TnkRLpXIIcudGBAgMGBcq7cZSi+sIrjVnKqtbhJNBZeGoiGGufOp pqnerwi0AN/OwfrrVvQaXvAZnZ9l705pvg7sVf4MP4OJzQTPDiEVWMiX7kBbBLn1GI2F XgBkApXI7erG7IuQScU7m3mwpHikvu0QTFOEgFwU9P+kzcTqjD20aACcsVDkMVl+oFhn TkPd10BppsnYo64NXRUcOCso8eS/Jt/qPwSpLQ39wsQx60sjfXCwXSlit7WJ5gziQNR/ IZ1K+j1zhc9XSITpK6D4Yk4FvbBhClNVcvJ28mWcLZVUODRcNjzn+3zzExWiB/k950eH jgzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=qhXdbnOxR8IcT7b6oZcrLksWSW3Riv+VrvVQHErm2EM=; b=NKBN7MdnekbwiYsVH0TKlJnupwTIIcJECoVCIoT12+fNgcws9MUvJcXC4R63Q8EF4g thf/y9liLYSgrwtErga6Xl4VSFPzvW8kQX3Qwwh2C95ZU9Hw0srazC7Z9yjIX6sGLIdO HXczYy9JhwY2ud2i+hMuJave12jWacSBS58LOP1F68gLJdz1xajAYpb5ypNbfl44o+CP O8p70XCPXcUKP9nV/OzwRHkjYq1Dh/u8o7I2OgAyj/yY0JQ/JPVfSeG5IkNbsiEAhmzq aBBx+mRgngS1AXXkOezNCs1XnKbDSyHUGhnmSAL2xrWYXF3YjW284UBgcWVrOH5+xhQF Pa4g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=gwEAP9Gr; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y12si213044plp.47.2019.03.26.22.00.16; Tue, 26 Mar 2019 22:00:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=gwEAP9Gr; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732485AbfC0E7k (ORCPT + 99 others); Wed, 27 Mar 2019 00:59:40 -0400 Received: from mail-pf1-f195.google.com ([209.85.210.195]:36045 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726358AbfC0E7j (ORCPT ); Wed, 27 Mar 2019 00:59:39 -0400 Received: by mail-pf1-f195.google.com with SMTP id p10so9147075pff.3; Tue, 26 Mar 2019 21:59:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=qhXdbnOxR8IcT7b6oZcrLksWSW3Riv+VrvVQHErm2EM=; b=gwEAP9GrydoTtYhHNr0uqtkUfGhqgQ3kbw57kbahUFeIbfZeHOMgcy1OtYqzNQ9Rik ZAD+/ZqVyx2J9eLSc8cQCE3fFQTIzuH6cLczCYkXI2iFqSqJVUh1v/IS2Z3L5/HwIx3C zY/tB9SFGwusVeEENOQ/QqrbSsdKIUXcqYO0QiCySOrZmgYlIMZ2vLuNxJdYUeM0Oh03 p6QabOfXbwB16Ut9MNOl/a5mOWGJ0udnMPlrjuUJIhLdt/wWGM9H89KBT+qR/cOVrx+N WqSHnYENCPuKZyVLhal2Qr/zg0ujZAr4dqDFMWiruHdfj0C4HI5mg9gu66GcDt7RklHZ 7NUA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=qhXdbnOxR8IcT7b6oZcrLksWSW3Riv+VrvVQHErm2EM=; b=tU4Z5H9uO+sdf5YXj88h+VUiq6+a8uNu/9fKyOEY2SSgB26lnDCg8+Dy/f4loprj9X Ol/OzlxuLatW6xsSKMZu3ch8/sNOnFZO4GvWu9mssHcMLgdRYFHQ9zBOX5HmkIA/4EDg Z4m3lrrBYaBHY1xsou5denhvj8bB4Yxkz7pks/ld2YUW+Qx9YpILcuVuHQXEQ5wmwIcv W5/2adL3FnaHWhJQvzvdYig+m+Th1efJJjXc9DykmfMMdbpRNXMc93UwuzT044fcz8AI jYA26kCClwSTd16zDIz9p2/JM0yp6QvsPTeLOZDt9uYTvDnE0A5IbzmjthLS76ukCoRu 3bzQ== X-Gm-Message-State: APjAAAU5g+vt8DpIBZXGyRc4+7tPCs2QzrrabaXNYkv17VWt/3GQZZ9V KISrE5ViG4pm1bncbIei/x4= X-Received: by 2002:a62:5543:: with SMTP id j64mr33305459pfb.105.1553662778635; Tue, 26 Mar 2019 21:59:38 -0700 (PDT) Received: from localhost.localdomain ([2001:268:c0a5:6014:c70:4af9:86e2:2]) by smtp.gmail.com with ESMTPSA id p86sm35800592pfa.104.2019.03.26.21.59.31 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 26 Mar 2019 21:59:38 -0700 (PDT) From: William Breathitt Gray To: linus.walleij@linaro.org, bgolaszewski@baylibre.com Cc: akpm@linux-foundation.org, linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@linux.intel.com, linux@rasmusvillemoes.dk, yamada.masahiro@socionext.com, linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, geert@linux-m68k.org, preid@electromag.com.au, William Breathitt Gray Subject: [PATCH v13 06/11] gpio: ws16c48: Utilize for_each_set_clump8 macro Date: Wed, 27 Mar 2019 14:00:34 +0900 Message-Id: <728fe1eccac5117aa1c61bfa1003366b511d9d58.1553661964.git.vilhelm.gray@gmail.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace verbose implementation in get_multiple/set_multiple callbacks with for_each_set_clump8 macro to simplify code and improve clarity. Reviewed-by: Linus Walleij Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-ws16c48.c | 73 ++++++++++--------------------------- 1 file changed, 20 insertions(+), 53 deletions(-) diff --git a/drivers/gpio/gpio-ws16c48.c b/drivers/gpio/gpio-ws16c48.c index 5cf3697bfb15..ee30417d6394 100644 --- a/drivers/gpio/gpio-ws16c48.c +++ b/drivers/gpio/gpio-ws16c48.c @@ -134,42 +134,19 @@ static int ws16c48_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct ws16c48_gpio *const ws16c48gpio = gpiochip_get_data(chip); - const unsigned int gpio_reg_size = 8; - size_t i; - const size_t num_ports = chip->ngpio / gpio_reg_size; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); + unsigned long offset; + unsigned long gpio_mask; + unsigned int port_addr; unsigned long port_state; /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < num_ports; i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; + for_each_set_clump8(offset, gpio_mask, mask, chip->ngpio) { + port_addr = ws16c48gpio->base + offset / 8; + port_state = inb(port_addr) & gpio_mask; - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } - - /* read bits from current gpio port */ - port_state = inb(ws16c48gpio->base + i); - - /* store acquired bits at respective bits array offset */ - bits[word_index] |= (port_state << word_offset) & word_mask; + bitmap_set_value8(bits, port_state, offset); } return 0; @@ -203,39 +180,29 @@ static void ws16c48_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct ws16c48_gpio *const ws16c48gpio = gpiochip_get_data(chip); - unsigned int i; - const unsigned int gpio_reg_size = 8; - unsigned int port; - unsigned int iomask; - unsigned int bitmask; + unsigned long offset; + unsigned long gpio_mask; + size_t index; + unsigned int port_addr; + unsigned long bitmask; unsigned long flags; - /* set bits are evaluated a gpio register size at a time */ - for (i = 0; i < chip->ngpio; i += gpio_reg_size) { - /* no more set bits in this mask word; skip to the next word */ - if (!mask[BIT_WORD(i)]) { - i = (BIT_WORD(i) + 1) * BITS_PER_LONG - gpio_reg_size; - continue; - } - - port = i / gpio_reg_size; + for_each_set_clump8(offset, gpio_mask, mask, chip->ngpio) { + index = offset / 8; + port_addr = ws16c48gpio->base + index; /* mask out GPIO configured for input */ - iomask = mask[BIT_WORD(i)] & ~ws16c48gpio->io_state[port]; - bitmask = iomask & bits[BIT_WORD(i)]; + gpio_mask &= ~ws16c48gpio->io_state[index]; + bitmask = bitmap_get_value8(bits, offset) & gpio_mask; raw_spin_lock_irqsave(&ws16c48gpio->lock, flags); /* update output state data and set device gpio register */ - ws16c48gpio->out_state[port] &= ~iomask; - ws16c48gpio->out_state[port] |= bitmask; - outb(ws16c48gpio->out_state[port], ws16c48gpio->base + port); + ws16c48gpio->out_state[index] &= ~gpio_mask; + ws16c48gpio->out_state[index] |= bitmask; + outb(ws16c48gpio->out_state[index], port_addr); raw_spin_unlock_irqrestore(&ws16c48gpio->lock, flags); - - /* prepare for next gpio register set */ - mask[BIT_WORD(i)] >>= gpio_reg_size; - bits[BIT_WORD(i)] >>= gpio_reg_size; } } -- 2.21.0