Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp4999404img; Tue, 26 Mar 2019 23:20:40 -0700 (PDT) X-Google-Smtp-Source: APXvYqwqy259C1uk8TuiO1QX+CboKxsYP+2HhQLS4YiUQ2lfNJltqs0Vk9mkSeyha+sk0vvCYZpW X-Received: by 2002:a63:6985:: with SMTP id e127mr33236666pgc.101.1553667640603; Tue, 26 Mar 2019 23:20:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553667640; cv=none; d=google.com; s=arc-20160816; b=02m5b6hknHP8L+4RRJAbUHKN2aPphg8/e1dq5rci0Du4DYyaoXzGcpzbKjsEbmg+KR DtP2d4vyQ5oCvyn9KRJ9KANycmjsoKTKzydZz9+EzitIjDhd3CfvpBe0661xW8Fz8wST Z7Z4aImcVRnznhHSyekJsUKf0u4yEbvBAG6fOX5tslp2i9bXO5yAoSCdYQT/ZskpQjL/ jkXTlpCcMX5bF/4irbjpghIjJq9eBpf1UPnryvU62X6CuNyDj/B7MLECVytSO22iHD3H iqQirZBWhZM1JMh/W5wDYYwqS1JF+QBqh32F0ASzy3g7uubyqfGMz/zwyvP7uALJMdpB 4LMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=KhOw151cvtxyQsF2gXTwpYCG+EqDPxzluoDolaSKhW4=; b=BfKrGW5x5oqPcQKEqTektJdMn6S9ixPXVipBZHmf/ycBVx9chuMuObswqDlprL4/Lv JarZkgguSrRbSpzZimsKMoInxwiFg9CWbxocFeCkuSI4GsKAOA3DfzMjKhpDTYPJdu61 eTuUFhbRVsddXYW6E1bFOLjSduLwKC6oG2m5gD9aTu5Hmq9ynPemcXO6OcV7gELZzOin V/RFaMyxiJ1jvdBXcWAJjYD8C0NJ2vaHTt5ljN0a0b5F+KipQa5rEQuXninJUYbAH+Nr VKx8pnt/KBdLIXrwBP8NbuDrYhKnD9sqelA6CIXYA/m9XBWRYK/tjXydn6Y37P2p7nRb k3Wg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ct1si19270745plb.419.2019.03.26.23.20.25; Tue, 26 Mar 2019 23:20:40 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1733169AbfC0GTk (ORCPT + 99 others); Wed, 27 Mar 2019 02:19:40 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:9163 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1733081AbfC0GTi (ORCPT ); Wed, 27 Mar 2019 02:19:38 -0400 X-UUID: 8d37c2de0a1b443a9bb2b8bfc883da93-20190327 X-UUID: 8d37c2de0a1b443a9bb2b8bfc883da93-20190327 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 644361798; Wed, 27 Mar 2019 14:19:32 +0800 Received: from MTKMBS01DR.mediatek.inc (172.21.101.111) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 27 Mar 2019 14:19:31 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs01dr.mediatek.inc (172.21.101.111) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 27 Mar 2019 14:19:31 +0800 Received: from localhost.localdomain (10.17.3.153) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 27 Mar 2019 14:19:30 +0800 From: To: , , , CC: , , , , , , , , , Yongqiang Niu Subject: [PATCH v2 01/25] arm64: dts: add display nodes for mt8183 Date: Wed, 27 Mar 2019 14:18:57 +0800 Message-ID: <1553667561-25447-2-git-send-email-yongqiang.niu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1553667561-25447-1-git-send-email-yongqiang.niu@mediatek.com> References: <1553667561-25447-1-git-send-email-yongqiang.niu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N X-TM-SNTS-SMTP: 768C39259380DE8688E88B6029D11691537F3DC53D956FBE0ACD3BCBC1494D7F2000:8 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Yongqiang Niu This patch add display nodes for mt8183 Change-Id: I9ce7081a2159ec7cc199999285b0390b01de43fe Signed-off-by: Yongqiang Niu --- arch/arm64/boot/dts/mediatek/mt8183.dtsi | 107 +++++++++++++++++++++++++++++++ 1 file changed, 107 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi index 75c4881..f219dbd 100644 --- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi @@ -16,6 +16,14 @@ #address-cells = <2>; #size-cells = <2>; + aliases { + ovl0 = &ovl0; + ovl_2l0 = &ovl0_2l; + ovl_2l1 = &ovl1_2l; + rdma0 = &rdma0; + rdma1 = &rdma1; + }; + cpus { #address-cells = <1>; #size-cells = <0>; @@ -317,6 +325,105 @@ #clock-cells = <1>; }; + display_components: dispsys@14000000 { + compatible = "mediatek,mt8183-display"; + reg = <0 0x14000000 0 0x1000>; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + }; + + ovl0: ovl@14008000 { + compatible = "mediatek,mt8183-disp-ovl"; + reg = <0 0x14008000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_OVL0>; + iommus = <&iommu M4U_PORT_DISP_OVL0>; + mediatek,larb = <&larb0>; + }; + + ovl0_2l: ovl@14009000 { + compatible = "mediatek,mt8183-disp-ovl-2l"; + reg = <0 0x14009000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_OVL0_2L>; + iommus = <&iommu M4U_PORT_DISP_2L_OVL0_LARB0>; + mediatek,larb = <&larb0>; + }; + + ovl1_2l: ovl@1400a000 { + compatible = "mediatek,mt8183-disp-ovl-2l"; + reg = <0 0x1400a000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_OVL1_2L>; + iommus = <&iommu M4U_PORT_DISP_2L_OVL1_LARB0>; + mediatek,larb = <&larb0>; + }; + + rdma0: rdma@1400b000 { + compatible = "mediatek,mt8183-disp-rdma"; + reg = <0 0x1400b000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_RDMA0>; + iommus = <&iommu M4U_PORT_DISP_RDMA0>; + mediatek,larb = <&larb0>; + }; + + rdma1: rdma@1400c000 { + compatible = "mediatek,mt8183-disp-rdma1"; + reg = <0 0x1400c000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_RDMA1>; + iommus = <&iommu M4U_PORT_DISP_RDMA1>; + mediatek,larb = <&larb0>; + }; + + color0: color@1400e000 { + compatible = "mediatek,mt8183-disp-color", + "mediatek,mt8173-disp-color"; + reg = <0 0x1400e000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_COLOR0>; + }; + + ccorr0: ccorr@1400f000 { + compatible = "mediatek,mt8183-disp-ccorr"; + reg = <0 0x1400f000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_CCORR0>; + }; + + aal0: aal@14010000 { + compatible = "mediatek,mt8183-disp-aal", + "mediatek,mt8173-disp-aal"; + reg = <0 0x14010000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_AAL0>; + }; + + gamma0: gamma@14011000 { + compatible = "mediatek,mt8183-disp-gamma", + "mediatek,mt8173-disp-gamma"; + reg = <0 0x14011000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_GAMMA0>; + }; + + dither0: dither@14012000 { + compatible = "mediatek,mt8183-disp-dither"; + reg = <0 0x14012000 0 0x1000>; + interrupts = ; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; + clocks = <&mmsys CLK_MM_DISP_DITHER0>; + }; + smi_common: smi@14019000 { compatible = "mediatek,mt8183-smi-common", "syscon"; reg = <0 0x14019000 0 0x1000>; -- 1.8.1.1.dirty