Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp5000485img; Tue, 26 Mar 2019 23:22:29 -0700 (PDT) X-Google-Smtp-Source: APXvYqwZxDpzxWlMJjcRPjYDQEIrPKOl20YhUe8rAPbux6EyfaUojmEtgK0M2OTKZLcynjAO48EV X-Received: by 2002:aa7:9095:: with SMTP id i21mr10833754pfa.134.1553667749378; Tue, 26 Mar 2019 23:22:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553667749; cv=none; d=google.com; s=arc-20160816; b=kUry75COhnOrYVsG7ggQ2FEUBHLA8cGH1oy8J8jbJ/wz3x999eB4CbCFrCm+EjH8wr 4yAYk/6C9vs4v+VJLsgeC8loIT4FZPMngj4b+vHmm92VZDOX+u/oRxq7ClqCatoSII+f 6aZszVPiThbN9tdXNkDdZ9zk2OXy3UGFfqOw55sCT+JyKvldgwdaR2Uv+9MelYlD5hOL 2syiM6CnOLpV0lfC/DxPVpojjH4C5TK6j5GOKid4iDZOjopN7KvtkghJcOQm9lSzjVuZ kJ7HXp/EZKQSKGTS33PHFntvwrAVxajcG4AIXfwxLFKZqVj4ccHEdEjmurKppeM2Jkl2 HtHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=j8afGcm5ZVVWzLPpO3foLxvLFJKgUfJVl3dd3D0qVAg=; b=IyLYs/8VVXRKia6uWqo6rCTCEvut5phJrqhNzqvJBmVr2klkJry7kk0mSKE4gxyDiN v9PV2DJ0bMZ4RyMIn/tFId2FbOgh8Sb+b3yBKYlnxYovNnViqUtBYefgrPoSgAYo3BR0 hb/9fjIDS/AkS5qJQKCUxUVXRv2is3nZfEucshjYaWGnMBWdNhCmTU+e8t75rmb2ZoA8 JAxUN0n/nwwH2tJz5+ed71IkyP5i6uEjDviHxfJxW+zRcZu8Vw07Ssf7uqM2uslFjXvR mznxM74IOJH7t6zmZdY+JmzDZ9YcDX54ImcsWDOA6eRkIpIkjwxlr5wUKMOS2Sen8gTh Aulw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 42si19399843pla.391.2019.03.26.23.22.14; Tue, 26 Mar 2019 23:22:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387413AbfC0GTx (ORCPT + 99 others); Wed, 27 Mar 2019 02:19:53 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:5739 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1733277AbfC0GTv (ORCPT ); Wed, 27 Mar 2019 02:19:51 -0400 X-UUID: 3646028451604326a428accc38719836-20190327 X-UUID: 3646028451604326a428accc38719836-20190327 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 328381969; Wed, 27 Mar 2019 14:19:41 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs01n1.mediatek.inc (172.21.101.68) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 27 Mar 2019 14:19:39 +0800 Received: from localhost.localdomain (10.17.3.153) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 27 Mar 2019 14:19:39 +0800 From: To: , , , CC: , , , , , , , , , Yongqiang Niu Subject: [PATCH v2 11/25] drm/mediatek: add component OVL1_2L Date: Wed, 27 Mar 2019 14:19:07 +0800 Message-ID: <1553667561-25447-12-git-send-email-yongqiang.niu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1553667561-25447-1-git-send-email-yongqiang.niu@mediatek.com> References: <1553667561-25447-1-git-send-email-yongqiang.niu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Yongqiang Niu This patch add component OVL1_2L Signed-off-by: Yongqiang Niu --- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 1 + drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 1 + 2 files changed, 2 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c index 19a8b06..24152e5 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c @@ -268,6 +268,7 @@ struct mtk_ddp_comp_match { [DDP_COMPONENT_OVL0] = { MTK_DISP_OVL, 0, NULL }, [DDP_COMPONENT_OVL1] = { MTK_DISP_OVL, 1, NULL }, [DDP_COMPONENT_OVL0_2L] = { MTK_DISP_OVL_2L, 0, NULL }, + [DDP_COMPONENT_OVL1_2L] = { MTK_DISP_OVL_2L, 1, NULL }, [DDP_COMPONENT_PWM0] = { MTK_DISP_PWM, 0, NULL }, [DDP_COMPONENT_PWM1] = { MTK_DISP_PWM, 1, NULL }, [DDP_COMPONENT_PWM2] = { MTK_DISP_PWM, 2, NULL }, diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h index c061784..2c1b006 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h @@ -61,6 +61,7 @@ enum mtk_ddp_comp_id { DDP_COMPONENT_OVL0, DDP_COMPONENT_OVL0_2L, DDP_COMPONENT_OVL1, + DDP_COMPONENT_OVL1_2L, DDP_COMPONENT_PWM0, DDP_COMPONENT_PWM1, DDP_COMPONENT_PWM2, -- 1.8.1.1.dirty