Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp5001283img; Tue, 26 Mar 2019 23:23:51 -0700 (PDT) X-Google-Smtp-Source: APXvYqx1+TgzLVKV0K8HUtqJ3jBpU7uGLIokDT6zxRApqKEnzs+cjyMdNfndAp3a+a31CSKGJveo X-Received: by 2002:a17:902:44a4:: with SMTP id l33mr35365278pld.292.1553667831176; Tue, 26 Mar 2019 23:23:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553667831; cv=none; d=google.com; s=arc-20160816; b=m2Yk8MoKTl1FzoRp8Q6giHtsiunAHdVm/6mH1PyBpfRGpJ8WLov+0GPeS8D/9OUB0P 2hbSwoyQJUM2ip2R+bYt9a8JUOljVSvvdP03OG1NGQWYiyP9OEKvZsUKeBsHFS9Umc2M THbblsHmplHBb0/7UpElfB9pOwu/Or0OkRRiGXe9dR6ObS0aVQDNZXFW2wLW11DTzfQW hHobcXVtAx3/SQRQvAAoSMU7PlApre4B2wTuD6ONGAHRqSO4OaO3uFoErFV2mEHqNu57 M5SSgxBRVlMqqZ3GD0qiwlKsRirFEI1tgVZAFeHJeRnzeVfFc0/zS7XmHOdUPAWl4fJZ Xidw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=W1HA6qaLigyq8mJ4Ge+x7feMm3Kft9ml1tVbk+V4ySw=; b=SVruqZutxvlesGibYrahUFsvxnrSPZjAS6VRm0+If4+QNKAGxPcnPBSFlt9jn9MlgA VAHjAu9JQjeSJw9wTw45xWjkWQ5pipN2KPnb7I+CFhWiAH/Lu4TtHnQFPbnVxQ6V2TEC Rwao+wCDYJvcgzJj8njH4WcBwU/Dv31MDIcwd8mzPyjEqptGMINBUh+8NImZCEwGKxIX elnBTg2/4pnxLm/8D7/oB9GMBt+UUwvCa6/K9ykv4m7eXygKlmbEc9H5Ym+PZLo8ZoIR tYzizKDoM8NQgJ8b+dMD62wT2uLiH7xX/8vLxbE35hVovq9v1awYEoUJ80kzukZ1xq7f c58g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b8si17546284pgq.424.2019.03.26.23.23.35; Tue, 26 Mar 2019 23:23:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1733209AbfC0GTn (ORCPT + 99 others); Wed, 27 Mar 2019 02:19:43 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:3702 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1733129AbfC0GTj (ORCPT ); Wed, 27 Mar 2019 02:19:39 -0400 X-UUID: 7bac2104d6a84f9c970afa457dc0d834-20190327 X-UUID: 7bac2104d6a84f9c970afa457dc0d834-20190327 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 257824786; Wed, 27 Mar 2019 14:19:33 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs01n1.mediatek.inc (172.21.101.68) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 27 Mar 2019 14:19:32 +0800 Received: from localhost.localdomain (10.17.3.153) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 27 Mar 2019 14:19:31 +0800 From: To: , , , CC: , , , , , , , , , Yongqiang Niu Subject: [PATCH v2 02/25] dt-bindings: mediatek: add binding for mt8183 display Date: Wed, 27 Mar 2019 14:18:58 +0800 Message-ID: <1553667561-25447-3-git-send-email-yongqiang.niu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1553667561-25447-1-git-send-email-yongqiang.niu@mediatek.com> References: <1553667561-25447-1-git-send-email-yongqiang.niu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Yongqiang Niu Update device tree binding documention for the display subsystem for Mediatek MT8183 SOCs Signed-off-by: Yongqiang Niu --- .../bindings/display/mediatek/mediatek,disp.txt | 37 ++++++++++++++-------- 1 file changed, 23 insertions(+), 14 deletions(-) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt index 8469de5..5467470c 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt @@ -27,20 +27,23 @@ Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt. Required properties (all function blocks): - compatible: "mediatek,-disp-", one of - "mediatek,-disp-ovl" - overlay (4 layers, blending, csc) - "mediatek,-disp-rdma" - read DMA / line buffer - "mediatek,-disp-wdma" - write DMA - "mediatek,-disp-color" - color processor - "mediatek,-disp-aal" - adaptive ambient light controller - "mediatek,-disp-gamma" - gamma correction - "mediatek,-disp-merge" - merge streams from two RDMA sources - "mediatek,-disp-split" - split stream to two encoders - "mediatek,-disp-ufoe" - data compression engine - "mediatek,-dsi" - DSI controller, see mediatek,dsi.txt - "mediatek,-dpi" - DPI controller, see mediatek,dpi.txt - "mediatek,-disp-mutex" - display mutex - "mediatek,-disp-od" - overdrive - the supported chips are mt2701, mt2712 and mt8173. + "mediatek,-disp-ovl" - overlay (4 layers, blending, csc) + "mediatek,-disp-ovl-2l" - overlay (2 layers, blending, csc) + "mediatek,-disp-rdma" - read DMA / line buffer + "mediatek,-disp-wdma" - write DMA + "mediatek,-disp-ccorr" - color correction + "mediatek,-disp-color" - color processor + "mediatek,-disp-dither" - dither + "mediatek,-disp-aal" - adaptive ambient light controller + "mediatek,-disp-gamma" - gamma correction + "mediatek,-disp-merge" - merge streams from two RDMA sources + "mediatek,-disp-split" - split stream to two encoders + "mediatek,-disp-ufoe" - data compression engine + "mediatek,-dsi" - DSI controller, see mediatek,dsi.txt + "mediatek,-dpi" - DPI controller, see mediatek,dpi.txt + "mediatek,-disp-mutex" - display mutex + "mediatek,-disp-od" - overdrive + the supported chips are mt2701, mt2712, mt8173 and mt8183. - reg: Physical base address and length of the function block register space - interrupts: The interrupt signal from the function block (required, except for merge and split function blocks). @@ -71,6 +74,12 @@ mmsys: clock-controller@14000000 { #clock-cells = <1>; }; +display_components: dispsys@14000000 { + compatible = "mediatek,mt8183-display"; + reg = <0 0x14000000 0 0x1000>; + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; +}; + ovl0: ovl@1400c000 { compatible = "mediatek,mt8173-disp-ovl"; reg = <0 0x1400c000 0 0x1000>; -- 1.8.1.1.dirty