Received: by 2002:ac0:bc90:0:0:0:0:0 with SMTP id a16csp5129523img; Wed, 27 Mar 2019 02:41:00 -0700 (PDT) X-Google-Smtp-Source: APXvYqwEI1+PX9Pf58cP5uWvliRRqcUNZCqv6R5x7hz+0hzIddnBE6L+cJY5MaShD6bCJeDF09A7 X-Received: by 2002:a17:902:362:: with SMTP id 89mr34485057pld.172.1553679660488; Wed, 27 Mar 2019 02:41:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553679660; cv=none; d=google.com; s=arc-20160816; b=WSQE8z6EYVt9divjdTZUIr1Jq4GmUhy3EB//yIVAFBh9X4+8LtDbj56VJXCl09ZVBd TWHZTlCarIAFxIw988vY0Yx5YP1rA+aeM5Di4gjgGVTibkrC6eIeIXzR5Gp6+HpX6jCg 3HKZA68rSa5E6pusXVnvCKvs5kChX+4CzYtB+mNa9GM8XqexIlcBvTWeOL0pQX35kK2U XTYuuaXTx3FHX0TDoZOL47kVK8Me/vdQ+n5g1JQRMYqFOW/43ovi22MOSIhhNeNzbKmc AoTFp9ItVdzOZk9SQovpTCin/YBQ2O8oZU9eC+69etGz8gpj6TOtY4oDQPR5pNEUe917 CjTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id; bh=jYbTlJppAPVjPorigsUyVv5Wci8JLXgvyOSVYwAOffU=; b=r9KlKRf20lcv10Ygi9k6K9UabXHKrjrpQwK/PbFSUvLL9wW//+e8KVdLuANJ2zksPq ldka5L/7U8WuorwRqTxh8KxJvEyMB9ldXu5qJL2BNIPN7WSRgLPJ2noQqq+VugsJpXox t88cj8qSE+uVTdKtY4lIg3JtDZBMB4wLph1MvjZIZxt17JEqyEB+ae7zlhZSr3paKW/S 7N6sWbcRn82InIx2MnSPfOxOHSe3cJ+1NIShfcX20FLKJSWcgq8HHEY9MPUqs3rgvqEF 2XheEkhVOnLTlLrOetArCE+1XgxXH1apg/6Bj67rXnrb/mXuNDAolNEl3MAgPPiZAREz CmnQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m86si17967463pfi.235.2019.03.27.02.40.45; Wed, 27 Mar 2019 02:41:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732972AbfC0Jjx (ORCPT + 99 others); Wed, 27 Mar 2019 05:39:53 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:16765 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726241AbfC0Jjx (ORCPT ); Wed, 27 Mar 2019 05:39:53 -0400 X-UUID: 00d0537f47d3407fbfdc41485273c9f7-20190327 X-UUID: 00d0537f47d3407fbfdc41485273c9f7-20190327 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 692240441; Wed, 27 Mar 2019 17:39:48 +0800 Received: from MTKMBS01DR.mediatek.inc (172.21.101.111) by mtkmbs02n1.mediatek.inc (172.21.101.77) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 27 Mar 2019 17:39:47 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs01dr.mediatek.inc (172.21.101.111) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 27 Mar 2019 17:39:47 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Wed, 27 Mar 2019 17:39:47 +0800 Message-ID: <1553679587.18612.7.camel@mtksdaap41> Subject: Re: [PATCH v2 02/25] dt-bindings: mediatek: add binding for mt8183 display From: CK Hu To: CC: , , , , , , , , , , , Date: Wed, 27 Mar 2019 17:39:47 +0800 In-Reply-To: <1553667561-25447-3-git-send-email-yongqiang.niu@mediatek.com> References: <1553667561-25447-1-git-send-email-yongqiang.niu@mediatek.com> <1553667561-25447-3-git-send-email-yongqiang.niu@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Yongqiang: On Wed, 2019-03-27 at 14:18 +0800, yongqiang.niu@mediatek.com wrote: > From: Yongqiang Niu > > Update device tree binding documention for the display subsystem for > Mediatek MT8183 SOCs > > Signed-off-by: Yongqiang Niu > --- > .../bindings/display/mediatek/mediatek,disp.txt | 37 ++++++++++++++-------- > 1 file changed, 23 insertions(+), 14 deletions(-) > > diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt > index 8469de5..5467470c 100644 > --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt > +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,disp.txt > @@ -27,20 +27,23 @@ Documentation/devicetree/bindings/display/mediatek/mediatek,dpi.txt. > > Required properties (all function blocks): > - compatible: "mediatek,-disp-", one of > - "mediatek,-disp-ovl" - overlay (4 layers, blending, csc) > - "mediatek,-disp-rdma" - read DMA / line buffer > - "mediatek,-disp-wdma" - write DMA > - "mediatek,-disp-color" - color processor > - "mediatek,-disp-aal" - adaptive ambient light controller > - "mediatek,-disp-gamma" - gamma correction > - "mediatek,-disp-merge" - merge streams from two RDMA sources > - "mediatek,-disp-split" - split stream to two encoders > - "mediatek,-disp-ufoe" - data compression engine > - "mediatek,-dsi" - DSI controller, see mediatek,dsi.txt > - "mediatek,-dpi" - DPI controller, see mediatek,dpi.txt > - "mediatek,-disp-mutex" - display mutex > - "mediatek,-disp-od" - overdrive > - the supported chips are mt2701, mt2712 and mt8173. > + "mediatek,-disp-ovl" - overlay (4 layers, blending, csc) > + "mediatek,-disp-ovl-2l" - overlay (2 layers, blending, csc) I prefer adding disp-ovl-2l to be an independent patch. > + "mediatek,-disp-rdma" - read DMA / line buffer > + "mediatek,-disp-wdma" - write DMA > + "mediatek,-disp-ccorr" - color correction I prefer adding disp-ccorr to be an independent patch. > + "mediatek,-disp-color" - color processor > + "mediatek,-disp-dither" - dither I prefer adding disp-dither to be an independent patch. > + "mediatek,-disp-aal" - adaptive ambient light controller > + "mediatek,-disp-gamma" - gamma correction > + "mediatek,-disp-merge" - merge streams from two RDMA sources > + "mediatek,-disp-split" - split stream to two encoders > + "mediatek,-disp-ufoe" - data compression engine > + "mediatek,-dsi" - DSI controller, see mediatek,dsi.txt > + "mediatek,-dpi" - DPI controller, see mediatek,dpi.txt > + "mediatek,-disp-mutex" - display mutex > + "mediatek,-disp-od" - overdrive > + the supported chips are mt2701, mt2712, mt8173 and mt8183. > - reg: Physical base address and length of the function block register space > - interrupts: The interrupt signal from the function block (required, except for > merge and split function blocks). > @@ -71,6 +74,12 @@ mmsys: clock-controller@14000000 { > #clock-cells = <1>; > }; > > +display_components: dispsys@14000000 { > + compatible = "mediatek,mt8183-display"; "mediatek,mt8183-display" is undefined. I think this should be "mediatek,mt8183-mmsys" and you have met the same problem in [1]. You may depend on that series to develop your patches. [1] http://lists.infradead.org/pipermail/linux-mediatek/2018-November/015860.html Regards, CK > + reg = <0 0x14000000 0 0x1000>; > + power-domains = <&scpsys MT8183_POWER_DOMAIN_DISP>; > +}; > + > ovl0: ovl@1400c000 { > compatible = "mediatek,mt8173-disp-ovl"; > reg = <0 0x1400c000 0 0x1000>;