Received: by 2002:a25:5b86:0:0:0:0:0 with SMTP id p128csp1106130ybb; Thu, 28 Mar 2019 20:08:01 -0700 (PDT) X-Google-Smtp-Source: APXvYqxAfI8dE+dkwGT+Yox/kd0pH2bprSpLffzjlpZDIb91qEgBLzK9G0/wepbmo53YBOurMV45 X-Received: by 2002:a63:c706:: with SMTP id n6mr9790122pgg.310.1553828880983; Thu, 28 Mar 2019 20:08:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553828880; cv=none; d=google.com; s=arc-20160816; b=aoZ+SQT2eIc5loHq3AmZGUUp0tXc3P4R6qWH3ra5SsSLh57GjgHuUDTjv79Ev4/ato VHjy0NAywUHnyTLMk1muaoGs0XbI9CD4VNm2Ee6VDnXqNqzp73KZr2ri3pFhfw/CzdSI u5zMyJOAflDM0H7kxeB9R+z9ZELi4uDFrMwXRiKzuw1SoUkHNG4SwhyIvQ27Vv6AVT5b qM9bdJ4v2JbkPoBDjkeDAr0Zc8ZgCXa0gsByb2aUxhOAVwomyUiYdECNLP1WpWbUtAp2 VEHoadQJaUKS/fz0BwE89ohKQKVig9UlSKjV9DM0xnfv9a28x622NCkT3GD2zn7iEud2 g/9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=OkTwC9+bMfKIv7o0Jn0YcCWU1jhpVQZU39lRVQzfxwM=; b=wPa8m1J2lSvIap998mNRZ0B7SmJGlSrCH8GWHcFNR+Jr4soS6oV3hJFbS2aMIAKlNw KNcWfyikW9DHL7h9sgT6CNASCVQY7Ij26lpnh53fHRgXEYK/mGEWn3YXJ2oru4Nh0OYL sBhLWnN0XVjZE50pqLwTxZz5XTq69XVXEtu33yJLKrqD02/cADoin9rr5Aa1f4EwVhcP 2ThmuA9kBZ6NRGrmHJcbY80OPJ0wbnUwPIOul7kVyzRZw+Wg+pV/p1E0EKpLUwUmlCmi 2RqAIeqsH3EUYF0QuY/I/uz/z1D1WfHTtKtQQBnYiiBOCqW8v79xdNZT++in6n1nrhYA vx7g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=AaPkJbA8; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i11si827277pgj.46.2019.03.28.20.07.43; Thu, 28 Mar 2019 20:08:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=AaPkJbA8; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728738AbfC2DFf (ORCPT + 99 others); Thu, 28 Mar 2019 23:05:35 -0400 Received: from mail-pg1-f195.google.com ([209.85.215.195]:36119 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726879AbfC2DFe (ORCPT ); Thu, 28 Mar 2019 23:05:34 -0400 Received: by mail-pg1-f195.google.com with SMTP id 85so486403pgc.3; Thu, 28 Mar 2019 20:05:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=OkTwC9+bMfKIv7o0Jn0YcCWU1jhpVQZU39lRVQzfxwM=; b=AaPkJbA8KpjkT+oEElgvdj8yV3VjzAqWtBuR+1/ujRnrofrFA51dQP23BCWay8puQy zHlpsmAXTNCly7NSYJ+/PCBKJbt+cH/z0oerW6+DmgTb5UEbXowqhKQezSvsBwIRjKo5 HwjPBQ+kU14YALSjaM3lbrw/xIEHxkfEm9yuOf1GQDpOD2q2GxixIFB1cz3d+lViX8dl uklEQXNvKZeE8pG0iAihaC3ljGItzzjW+mvOAt7a0NLSFmSJbJ7Y4e5GkCdxBuUGoPfo sjeR+38cxVPa1vNyarT4i+lze7KEsgKP6P42VrHiC31c1SwP7RunPDegFMwSUSC4E05K Bm3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=OkTwC9+bMfKIv7o0Jn0YcCWU1jhpVQZU39lRVQzfxwM=; b=Fk2BeadXJsylSWTjElbUcolLpJ9rOiyhvqd52BROMLbuOXEea/u+JBg3yksoMfUURN Ij/r4eXMDfjNEcGTnorVlqsqIz67SpwqIN/2zMdXTd5L3t2orU/HfLBtLdV0PZqmHVl5 YmEj6GBhMJy9qZvjkSsDckb0VfjXPr5ThBCXkPxUymoL0cdz7mnZMlZK67tmYbD3CbkO 7afQKnVlGSyA+1pEV2q7kU3rf9LF+C/qpSuECB7QDqhw0v/V2n5aWVCfLq+caTwmpVsX lZAr6Vztg0wnynawrgI10ic69ZWN5Vex2Ylf1oRV5vxV4Gf0AoBDO5ORU7oPtnC2m8jn znJw== X-Gm-Message-State: APjAAAU/aZ+FRXlmEQC3vLw/BV9VhemcmSBLtX8KW/btRtMRnfiZl35h Ex57tLFEwPfxklwJE24Ga+k= X-Received: by 2002:a62:4602:: with SMTP id t2mr30841921pfa.26.1553828733837; Thu, 28 Mar 2019 20:05:33 -0700 (PDT) Received: from localhost.localdomain ([2001:268:c0a5:ba2:c70:4af9:86e2:2]) by smtp.gmail.com with ESMTPSA id s4sm607195pgp.89.2019.03.28.20.05.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 28 Mar 2019 20:05:33 -0700 (PDT) From: William Breathitt Gray To: linus.walleij@linaro.org, bgolaszewski@baylibre.com Cc: akpm@linux-foundation.org, linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@linux.intel.com, linux@rasmusvillemoes.dk, yamada.masahiro@socionext.com, linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, geert@linux-m68k.org, preid@electromag.com.au, lukas@wunner.de, William Breathitt Gray Subject: [PATCH v14 08/11] gpio: pcie-idio-24: Utilize for_each_set_clump8 macro Date: Fri, 29 Mar 2019 12:06:29 +0900 Message-Id: <0715d937b024ed50d52836308a2516fc1653a0cf.1553828158.git.vilhelm.gray@gmail.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace verbose implementation in get_multiple/set_multiple callbacks with for_each_set_clump8 macro to simplify code and improve clarity. Reviewed-by: Linus Walleij Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-pcie-idio-24.c | 109 ++++++++++++------------------- 1 file changed, 40 insertions(+), 69 deletions(-) diff --git a/drivers/gpio/gpio-pcie-idio-24.c b/drivers/gpio/gpio-pcie-idio-24.c index 52f1647a46fd..924ec916b358 100644 --- a/drivers/gpio/gpio-pcie-idio-24.c +++ b/drivers/gpio/gpio-pcie-idio-24.c @@ -198,52 +198,34 @@ static int idio_24_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct idio_24_gpio *const idio24gpio = gpiochip_get_data(chip); - size_t i; - const unsigned int gpio_reg_size = 8; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); - unsigned long port_state; + unsigned long offset; + unsigned long gpio_mask; void __iomem *ports[] = { &idio24gpio->reg->out0_7, &idio24gpio->reg->out8_15, &idio24gpio->reg->out16_23, &idio24gpio->reg->in0_7, &idio24gpio->reg->in8_15, &idio24gpio->reg->in16_23, }; + size_t index; + unsigned long port_state; const unsigned long out_mode_mask = BIT(1); /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports) + 1; i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } + for_each_set_clump8(offset, gpio_mask, mask, ARRAY_SIZE(ports) * 8) { + index = offset / 8; /* read bits from current gpio port (port 6 is TTL GPIO) */ - if (i < 6) - port_state = ioread8(ports[i]); + if (index < 6) + port_state = ioread8(ports[index]); else if (ioread8(&idio24gpio->reg->ctl) & out_mode_mask) port_state = ioread8(&idio24gpio->reg->ttl_out0_7); else port_state = ioread8(&idio24gpio->reg->ttl_in0_7); - /* store acquired bits at respective bits array offset */ - bits[word_index] |= (port_state << word_offset) & word_mask; + port_state &= gpio_mask; + + bitmap_set_value8(bits, port_state, offset); } return 0; @@ -294,59 +276,48 @@ static void idio_24_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct idio_24_gpio *const idio24gpio = gpiochip_get_data(chip); - size_t i; - unsigned long bits_offset; + unsigned long offset; unsigned long gpio_mask; - const unsigned int gpio_reg_size = 8; - const unsigned long port_mask = GENMASK(gpio_reg_size, 0); - unsigned long flags; - unsigned int out_state; void __iomem *ports[] = { &idio24gpio->reg->out0_7, &idio24gpio->reg->out8_15, &idio24gpio->reg->out16_23 }; + size_t index; + unsigned long bitmask; + unsigned long flags; + unsigned long out_state; const unsigned long out_mode_mask = BIT(1); - const unsigned int ttl_offset = 48; - const size_t ttl_i = BIT_WORD(ttl_offset); - const unsigned int word_offset = ttl_offset % BITS_PER_LONG; - const unsigned long ttl_mask = (mask[ttl_i] >> word_offset) & port_mask; - const unsigned long ttl_bits = (bits[ttl_i] >> word_offset) & ttl_mask; - - /* set bits are processed a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports); i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* check if any set bits for current port */ - gpio_mask = (*mask >> bits_offset) & port_mask; - if (!gpio_mask) { - /* no set bits for this port so move on to next port */ - continue; - } - raw_spin_lock_irqsave(&idio24gpio->lock, flags); + for_each_set_clump8(offset, gpio_mask, mask, ARRAY_SIZE(ports) * 8) { + index = offset / 8; - /* process output lines */ - out_state = ioread8(ports[i]) & ~gpio_mask; - out_state |= (*bits >> bits_offset) & gpio_mask; - iowrite8(out_state, ports[i]); + bitmask = bitmap_get_value8(bits, offset) & gpio_mask; - raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); - } + raw_spin_lock_irqsave(&idio24gpio->lock, flags); - /* check if setting TTL lines and if they are in output mode */ - if (!ttl_mask || !(ioread8(&idio24gpio->reg->ctl) & out_mode_mask)) - return; + /* read bits from current gpio port (port 6 is TTL GPIO) */ + if (index < 6) { + out_state = ioread8(ports[index]); + } else if (ioread8(&idio24gpio->reg->ctl) & out_mode_mask) { + out_state = ioread8(&idio24gpio->reg->ttl_out0_7); + } else { + /* skip TTL GPIO if set for input */ + raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + continue; + } - /* handle TTL output */ - raw_spin_lock_irqsave(&idio24gpio->lock, flags); + /* set requested bit states */ + out_state &= ~gpio_mask; + out_state |= bitmask; - /* process output lines */ - out_state = ioread8(&idio24gpio->reg->ttl_out0_7) & ~ttl_mask; - out_state |= ttl_bits; - iowrite8(out_state, &idio24gpio->reg->ttl_out0_7); + /* write bits for current gpio port (port 6 is TTL GPIO) */ + if (index < 6) + iowrite8(out_state, ports[index]); + else + iowrite8(out_state, &idio24gpio->reg->ttl_out0_7); - raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + } } static void idio_24_irq_ack(struct irq_data *data) -- 2.21.0