Received: by 2002:a25:5b86:0:0:0:0:0 with SMTP id p128csp1259908ybb; Fri, 29 Mar 2019 00:30:53 -0700 (PDT) X-Google-Smtp-Source: APXvYqxnACUVJJYBwbp5iTSxlgUaKdRiihvLexW0q6z91ozG74TotiBGmI/zvKv8qaQANiUaA1SZ X-Received: by 2002:a65:6148:: with SMTP id o8mr3494373pgv.153.1553844652955; Fri, 29 Mar 2019 00:30:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1553844652; cv=none; d=google.com; s=arc-20160816; b=gxkttM5H4/RRsqKTy52Eyw8VQlXMM+u4WXHhdzWYFjp64Jrw9ly96lufFWg0JEbvQK AAP7ZUFXhoRm88zddf9lhwoXUBy0P3FmtiAz9RXUQRohOjVYRB+tm46O4kqP0uGUGPek bQq2X8A4nMh55xFIDEhbLrGImZY1OjZ4YhVGTRBuC3a5tmV1r1L9QaHWyi1LRDaaEg2r vRxlw7fB1tUe4v42pVviDiZ8iXhlkwEUEGLTVd4viSbfzfKdegpQV+cnQDek2WDdDE5O PvSD0A7FTCDQdHzuyZmomhiO5Ua0z2AWK2OfY3SHDVuaLZoNKvZMKWhnp6f0f+YBfCDx yZow== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:dkim-filter; bh=ObWYNlhTH6M+J2I7k37z3SSdQ0S63F11O7FJsYOO3Ok=; b=qPZ1YSU0wS4DRrUmH+EEV/Q+EcyYAFTRimnqVDNArsDYeYLIFNzyVUCKo9E4IjGKeF pDwQRMoUDxd6NEpfQd5hpAOUP61gM5+Ee2gcdAylgz7zoCFNa50Z6oqTfyOaCK/OdMhJ SHaxgKFJadVA+c+RYxfm/6d7Axpx+7Bk2pfrHB7/pnrPDpjcfdK5WMLHdho8J37LXTr9 J4D+aASU9g0W0w0vCJ7aqp9UVN9Snef+DI0pF/fJ+l92D0/99qduQXA97vo1p7xQ6jxi 0tgM7IZ+hG4peQcgwXHHhIajqFQUvLHPlDXzeBMEebd4+h+RvPWuxuwL/mlg/rTdzZSY cpOQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nifty.com header.s=dec2015msa header.b=iX81zQJy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 59si1320051plc.84.2019.03.29.00.30.37; Fri, 29 Mar 2019 00:30:52 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nifty.com header.s=dec2015msa header.b=iX81zQJy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728960AbfC2H3v (ORCPT + 99 others); Fri, 29 Mar 2019 03:29:51 -0400 Received: from conuserg-10.nifty.com ([210.131.2.77]:64966 "EHLO conuserg-10.nifty.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728874AbfC2H3l (ORCPT ); Fri, 29 Mar 2019 03:29:41 -0400 Received: from grover.tkatk1.zaq.ne.jp (zaqdadce369.zaq.ne.jp [218.220.227.105]) (authenticated) by conuserg-10.nifty.com with ESMTP id x2T7SQaC002537; Fri, 29 Mar 2019 16:28:31 +0900 DKIM-Filter: OpenDKIM Filter v2.10.3 conuserg-10.nifty.com x2T7SQaC002537 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nifty.com; s=dec2015msa; t=1553844511; bh=ObWYNlhTH6M+J2I7k37z3SSdQ0S63F11O7FJsYOO3Ok=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=iX81zQJykAQ4FVxCiaZbPvv6Al5soNjXDGpYRP0OamciYacsMCYJCjDr0TiC2jWpP MLANEOblmfifleb7xPNEeagNdf9P861v+BoVYNQ2qpwgdrUBh4XSMy4AN1EtT42aNS 6ufx547UocSQQyqLiTVT20bLJ6G/Ljb7SxOMve8SVCuXLL1uZ0jEAfFPXCEBgwuQqK E0SOt6ggijEPfmqxVqR5Ho9XkHdSpcdPiiS5o8/KRl4m3m2ekXEFtUlWAAXZWZzT+M iZrrcz9spnGRR28JuUI5x5IrPg3UwH4ggZHUngPgk7LlytvYqEb7z5WqerZ29hzq97 zf+Ny0zU+8mog== X-Nifty-SrcIP: [218.220.227.105] From: Masahiro Yamada To: linux-mtd@lists.infradead.org, Miquel Raynal Cc: Masahiro Yamada , Brian Norris , linux-kernel@vger.kernel.org, Marek Vasut , Richard Weinberger , David Woodhouse , Boris Brezillon Subject: [PATCH v4 5/9] mtd: rawnand: denali: use bool type instead of int where appropriate Date: Fri, 29 Mar 2019 16:28:17 +0900 Message-Id: <1553844501-7119-6-git-send-email-yamada.masahiro@socionext.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1553844501-7119-1-git-send-email-yamada.masahiro@socionext.com> References: <1553844501-7119-1-git-send-email-yamada.masahiro@socionext.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use 'bool' type for the following boolean parameters. - write (write or read?) - dma_avail (DMA engine available or not?) Signed-off-by: Masahiro Yamada --- Changes in v4: None Changes in v3: None Changes in v2: - Use bool for dma_avail as well drivers/mtd/nand/raw/denali.c | 23 ++++++++++++----------- drivers/mtd/nand/raw/denali.h | 4 ++-- 2 files changed, 14 insertions(+), 13 deletions(-) diff --git a/drivers/mtd/nand/raw/denali.c b/drivers/mtd/nand/raw/denali.c index eaf4a36..7c106c1 100644 --- a/drivers/mtd/nand/raw/denali.c +++ b/drivers/mtd/nand/raw/denali.c @@ -533,7 +533,7 @@ static int denali_sw_ecc_fixup(struct nand_chip *chip, } static void denali_setup_dma64(struct denali_nand_info *denali, - dma_addr_t dma_addr, int page, int write) + dma_addr_t dma_addr, int page, bool write) { uint32_t mode; const int page_count = 1; @@ -547,7 +547,8 @@ static void denali_setup_dma64(struct denali_nand_info *denali, * burst len = 64 bytes, the number of pages */ denali->host_write(denali, mode, - 0x01002000 | (64 << 16) | (write << 8) | page_count); + 0x01002000 | (64 << 16) | + (write ? BIT(8) : 0) | page_count); /* 2. set memory low address */ denali->host_write(denali, mode, lower_32_bits(dma_addr)); @@ -557,7 +558,7 @@ static void denali_setup_dma64(struct denali_nand_info *denali, } static void denali_setup_dma32(struct denali_nand_info *denali, - dma_addr_t dma_addr, int page, int write) + dma_addr_t dma_addr, int page, bool write) { uint32_t mode; const int page_count = 1; @@ -568,7 +569,7 @@ static void denali_setup_dma32(struct denali_nand_info *denali, /* 1. setup transfer type and # of pages */ denali->host_write(denali, mode | page, - 0x2000 | (write << 8) | page_count); + 0x2000 | (write ? BIT(8) : 0) | page_count); /* 2. set memory high address bits 23:8 */ denali->host_write(denali, mode | ((dma_addr >> 16) << 8), 0x2200); @@ -628,7 +629,7 @@ static int denali_pio_write(struct denali_nand_info *denali, const u32 *buf, } static int denali_pio_xfer(struct denali_nand_info *denali, void *buf, - size_t size, int page, int write) + size_t size, int page, bool write) { if (write) return denali_pio_write(denali, buf, size, page); @@ -637,7 +638,7 @@ static int denali_pio_xfer(struct denali_nand_info *denali, void *buf, } static int denali_dma_xfer(struct denali_nand_info *denali, void *buf, - size_t size, int page, int write) + size_t size, int page, bool write) { dma_addr_t dma_addr; uint32_t irq_mask, irq_status, ecc_err_mask; @@ -694,7 +695,7 @@ static int denali_dma_xfer(struct denali_nand_info *denali, void *buf, } static int denali_page_xfer(struct nand_chip *chip, void *buf, size_t size, - int page, int write) + int page, bool write) { struct denali_nand_info *denali = to_denali(chip); @@ -715,7 +716,7 @@ static int denali_read_page(struct nand_chip *chip, uint8_t *buf, int stat = 0; int ret; - ret = denali_page_xfer(chip, buf, mtd->writesize, page, 0); + ret = denali_page_xfer(chip, buf, mtd->writesize, page, false); if (ret && ret != -EBADMSG) return ret; @@ -744,7 +745,7 @@ static int denali_write_page(struct nand_chip *chip, const uint8_t *buf, { struct mtd_info *mtd = nand_to_mtd(chip); - return denali_page_xfer(chip, (void *)buf, mtd->writesize, page, 1); + return denali_page_xfer(chip, (void *)buf, mtd->writesize, page, true); } static int denali_setup_data_interface(struct nand_chip *chip, int chipnr, @@ -1001,7 +1002,7 @@ static int denali_attach_chip(struct nand_chip *chip) int ret; if (ioread32(denali->reg + FEATURES) & FEATURES__DMA) - denali->dma_avail = 1; + denali->dma_avail = true; if (denali->dma_avail) { int dma_bit = denali->caps & DENALI_CAP_DMA_64BIT ? 64 : 32; @@ -1010,7 +1011,7 @@ static int denali_attach_chip(struct nand_chip *chip) if (ret) { dev_info(denali->dev, "Failed to set DMA mask. Disabling DMA.\n"); - denali->dma_avail = 0; + denali->dma_avail = false; } } diff --git a/drivers/mtd/nand/raw/denali.h b/drivers/mtd/nand/raw/denali.h index 4447184..d2603c6 100644 --- a/drivers/mtd/nand/raw/denali.h +++ b/drivers/mtd/nand/raw/denali.h @@ -303,7 +303,7 @@ struct denali_nand_info { u32 irq_mask; /* interrupts we are waiting for */ u32 irq_status; /* interrupts that have happened */ int irq; - int dma_avail; /* can support DMA? */ + bool dma_avail; /* can support DMA? */ int devs_per_cs; /* devices connected in parallel */ int oob_skip_bytes; /* number of bytes reserved for BBM */ int max_banks; @@ -313,7 +313,7 @@ struct denali_nand_info { u32 (*host_read)(struct denali_nand_info *denali, u32 addr); void (*host_write)(struct denali_nand_info *denali, u32 addr, u32 data); void (*setup_dma)(struct denali_nand_info *denali, dma_addr_t dma_addr, - int page, int write); + int page, bool write); }; #define DENALI_CAP_HW_ECC_FIXUP BIT(0) -- 2.7.4