Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp1119480yba; Tue, 2 Apr 2019 02:42:45 -0700 (PDT) X-Google-Smtp-Source: APXvYqyP2Wq4ROTk1Sy/U7QHcTyhhQwEfFlDLILjsU08xM5/Pt+s2liJ8KcIUrjs9Gvu+Su5ua+z X-Received: by 2002:a62:12c8:: with SMTP id 69mr68745923pfs.184.1554198164935; Tue, 02 Apr 2019 02:42:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554198164; cv=none; d=google.com; s=arc-20160816; b=jhshVWlYYKjhuVcpJ6BYA22H0ZVMle7/cFCpnfYFkmGA22FpHzJnjElYQ2Cr8pMa2g oeP++kRq/4WpCXGXGMgeQ7wDGgBUPySt62wERgJzsLyF8ojCRXphPUAy5/XZkdzRyZOn 2lCpipF2zIBIQD5DCQd5ZdClezcVzR5k8lE4F8xGPBXUpMjzjVwLRwnnyF10BvPoNst4 v2G8eiCsF/N12L+LcZ7rEl6PCdHJUq/z/Hjd+MjCu8Xvybxrdlybtf8YgLYkILuNsv33 +ObPXHIqs8PTwKU8uW4f+zAaBM1NPJx5nX51rzj8i7QcbxSCaKQ6gqkeKYsj49PniEgn AIug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=7cgOhu9HVucy47jGEiMWeVij5BgriCLUW4yul5s/HBU=; b=Gdj+pOkBdiCSPqQevWDldcbIvOtj51JpTegD0kQ8NxgWZZ/eHB2uqI/UMa/m5RtWww JMblccGg9/SankB79ClpQ4O+jBUb53t+xRQUbLVqmi0pARKejLoYHVByecFaJ58iW6nK FDIGFQH2iAyh7bYWndQGonCMORJzd6cRqhHkwBWwSFGOGoYsIAat3pFmGSrQ4DCtRixd csQFy/urBpnaIBU0jwxfGLPugb5jLEdRSq5IEX6G0XBXaqg400ywI9IeG4DRzNWWkCVM hrDjBDkpWwWvhKNP+IWKFH5tI19bjh0wWS8DRkiCP+1/As3b/TV7ftheEHMeGLEoA8O5 vG2A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 62si11135123plc.224.2019.04.02.02.42.29; Tue, 02 Apr 2019 02:42:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729721AbfDBJgS (ORCPT + 99 others); Tue, 2 Apr 2019 05:36:18 -0400 Received: from mailgw02.mediatek.com ([1.203.163.81]:39230 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729676AbfDBJgS (ORCPT ); Tue, 2 Apr 2019 05:36:18 -0400 X-UUID: 17d815fc41da487ea0cf91aeb07a4736-20190402 X-UUID: 17d815fc41da487ea0cf91aeb07a4736-20190402 Received: from mtkcas34.mediatek.inc [(172.27.4.253)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 951479963; Tue, 02 Apr 2019 17:36:10 +0800 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS33N1.mediatek.inc (172.27.4.75) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 2 Apr 2019 17:36:08 +0800 Received: from mszsdclx1067.gcn.mediatek.inc (172.27.4.253) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 2 Apr 2019 17:36:07 +0800 From: wangyan wang To: Michael Turquette , Stephen Boyd , CK Hu CC: wangyan wang , Matthias Brugger , Philipp Zabel , David Airlie , Daniel Vetter , chunhui dai , Colin Ian King , Sean Wang , Ryder Lee , , , , , , Subject: [PATCH V8 0/5] make mt7623 clock of hdmi stable Date: Tue, 2 Apr 2019 17:36:00 +0800 Message-ID: <20190402093605.82004-1-wangyan.wang@mediatek.com> X-Mailer: git-send-email 2.14.1 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Wangyan Wang V8 adopt maintainer's suggestion. Here is the change list between V7 & V8 1. Make title more clear in patch commit message. 2. To make MT2701 HDMI stable, TVDPLL should not be adjusted and it's the parent clock of HDMI phy, so HDMI phy could not adjust parent rate. there are 3 steps to make MT2701 HDMI stable. 1). remove flag CLK_SET_RATE_PARENT for mt2701 hdmi phy to not propagate rate change to parent in "drm/mediatek: remove flag ...". 2). Using new factor for tvdpll in mt2701 to match divider of DPI in mt2701 in "drm/mediatek: using new...". 3). No change parent rate in round_rate() for mt2701 hdmi phy in "drm/mediatek: no change parent...". 3. Recalculate the rate of this clock, by querying hardware to make implementation of recalc_rate() to match the definition. Wangyan Wang (5): drm/mediatek: remove flag CLK_SET_RATE_PARENT for mt2701 hdmi phy drm/mediatek: fix the rate and divder of hdmi phy for MT2701 drm/mediatek: using new factor for tvdpll in MT2701 drm/mediatek: no change parent rate in round_rate() for mt2701 hdmi phy drm/mediatek: make implementation of recalc_rate() to match the definition drivers/gpu/drm/mediatek/mtk_dpi.c | 8 ++--- drivers/gpu/drm/mediatek/mtk_hdmi_phy.c | 35 +++--------------- drivers/gpu/drm/mediatek/mtk_hdmi_phy.h | 5 +-- drivers/gpu/drm/mediatek/mtk_mt2701_hdmi_phy.c | 50 ++++++++++++++++++++++---- drivers/gpu/drm/mediatek/mtk_mt8173_hdmi_phy.c | 23 ++++++++++++ 5 files changed, 76 insertions(+), 45 deletions(-) -- 2.14.1