Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp2111531yba; Wed, 3 Apr 2019 01:18:20 -0700 (PDT) X-Google-Smtp-Source: APXvYqyNaIHgqR3yw/abzG0NsZszUI5qccFK8Mu73vEzhkGPK5ApIJbkD5ngNdCByHMc7/2qztr1 X-Received: by 2002:a17:902:421:: with SMTP id 30mr74408377ple.142.1554279500608; Wed, 03 Apr 2019 01:18:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554279500; cv=none; d=google.com; s=arc-20160816; b=dxJpDg3Qcvbv2cucnOdA4BuvEM8VFxmI5CQQZTmzdxI5iQViX/68Z9CUqYMabgMlDN VJXxb+jSaYk7pX2PmEXfzSg6wbgtO9Mio+pm19Ku1kU6PdbwaKj/pE1sj4Lpi6jnfU6Z 8ZJodwNEhwAUVGXocYUbpoGfFkcGpehlj0ZrfvcZadnJLK4U1zEiWXmphqU+aZCz533C tA+CpVNat050FCCvS2pOHER+z85/6up3fKbANbqqPm7ebbmNUVzDDw7IFIYKhc1PaInT eMOuzvS9htZPpGw7k5l5qnjotXd/JgbN10b0wA9MG9XZbcvaJlHOPLVWApUbYGLRNnUs W/ZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from; bh=mN2/PHpZiNuhQcjSMoqkU4gRq3eMnfuCHcp2OPqegSs=; b=YxMCJQwsX6h3scmagkAVDsQKLsaSQ4NZUBZb/BKkFdBhVW+rnltpH4Zbj0YriPidoN lCC+lYHBBPy0wb2wSt7hg5TfRuRZqLog7kJSMsaZ8dBJbiWclv/W2wQsAqUNtFXeB7/E haCSQplyoR/7EREgTd/yj1TqJkr3dUCzGAjmB80o9LI90ASzMl/vz+YVpO0/p4ANHird +qmoGMyCLsKhpA/1PWT8WC9pOVdxGLLPL3w6HgXnci1HxxW02MtoxVqdv9dbt8/X+w+y l+8wxpUFbQFiLt/kD088mTBy5Rxcjs+zZZiG9q5778uQUlN/X1z2bInICOpuK+dLFSuC lj7Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s26si13457029pgm.223.2019.04.03.01.18.04; Wed, 03 Apr 2019 01:18:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728867AbfDCIQ7 (ORCPT + 99 others); Wed, 3 Apr 2019 04:16:59 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:42144 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726425AbfDCIQ5 (ORCPT ); Wed, 3 Apr 2019 04:16:57 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x3386KiZ029692; Wed, 3 Apr 2019 10:16:42 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2rmgmx2hdw-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Wed, 03 Apr 2019 10:16:42 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 29BD334; Wed, 3 Apr 2019 08:16:41 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas21.st.com [10.75.90.44]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 0548A146C; Wed, 3 Apr 2019 08:16:41 +0000 (GMT) Received: from SAFEX1HUBCAS23.st.com (10.75.90.47) by SAFEX1HUBCAS21.st.com (10.75.90.44) with Microsoft SMTP Server (TLS) id 14.3.361.1; Wed, 3 Apr 2019 10:16:40 +0200 Received: from localhost (10.201.23.97) by webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.435.0; Wed, 3 Apr 2019 10:16:40 +0200 From: =?UTF-8?q?Yannick=20Fertr=C3=A9?= To: Yannick Fertre , Philippe Cornu , Benjamin Gaignard , Vincent Abriou , David Airlie , Daniel Vetter , Rob Herring , "Mark Rutland" , Maxime Coquelin , Alexandre Torgue , , , , , Subject: [PATCH v1 1/5] dt-bindings: display: stm32: add supply property to DSI controller Date: Wed, 3 Apr 2019 10:16:25 +0200 Message-ID: <1554279389-27377-2-git-send-email-yannick.fertre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1554279389-27377-1-git-send-email-yannick.fertre@st.com> References: <1554279389-27377-1-git-send-email-yannick.fertre@st.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-Originating-IP: [10.201.23.97] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2019-04-03_04:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds documentation of a new property phy-dsi-supply to the STM32 DSI controller. Signed-off-by: Yannick Fertré --- Documentation/devicetree/bindings/display/st,stm32-ltdc.txt | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt b/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt index 3eb1b48..60c54da 100644 --- a/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt +++ b/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt @@ -40,6 +40,8 @@ Mandatory nodes specific to STM32 DSI: - panel or bridge node: A node containing the panel or bridge description as documented in [6]. - port: panel or bridge port node, connected to the DSI output port (port@1). +Optional properties: +- phy-dsi-supply: phandle of the regulator that provides the supply voltage. Note: You can find more documentation in the following references [1] Documentation/devicetree/bindings/clock/clock-bindings.txt @@ -101,6 +103,7 @@ Example 2: DSI panel clock-names = "pclk", "ref"; resets = <&rcc STM32F4_APB2_RESET(DSI)>; reset-names = "apb"; + phy-dsi-supply = <®18>; ports { #address-cells = <1>; -- 2.7.4