Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp583929yba; Wed, 3 Apr 2019 15:03:36 -0700 (PDT) X-Google-Smtp-Source: APXvYqz7uPPtzxyjecYIpAEQOPjyE4pBn5Ha2vM2KdAUAgFCyBI++oftBEtrDLw/sxtGK6Z5onmC X-Received: by 2002:a62:524e:: with SMTP id g75mr1916741pfb.106.1554329016736; Wed, 03 Apr 2019 15:03:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554329016; cv=none; d=google.com; s=arc-20160816; b=zu14jgNICYaEXisNAQbb2mqTGqalTAWaYt0AUtxaPXyuDfJEpKn/uzQvxkRzIwMStg 9ZGCjV5ERypMWdhUc7FfeIGjqJ7Dyv79WI5iL+v9YFH1ixSfrQ6BhEAHK2ERK+vNGLzo 3cRMtkbqlbSjVhd9WlXtqpaDkrdK5ghzQM9sLjn6ogAJPtCEbwPipixwUnma452fzJaG +yScjmc82+9fN06kFXJy+EZJ1g5YRrVhJxwNaXGtmNCsLIsZAn6iyOTTNnERZS2aAmHH DavGF0wMIBxIfpSPBM/OkoWE3okfR1H4pXNNDXG7F+rtX0bbjuDdP9TLEUybDu7+WCKP qD7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :content-language:accept-language:in-reply-to:references:message-id :date:thread-index:thread-topic:subject:cc:to:from:dkim-signature; bh=unGrwzDQ8dWQ0PPSp/iX9Gx3xldNZrgYj+9ZfJYFFCs=; b=DeW/rfMVf1ATq98mvKWApwznz3SGczl6d4QUhMydIvwtk00FUp4NX99qXNJi8XCYSL lO5AaUmtfxi34MzP/FTVQEv9zhiizzzzzPLLxipNTVPUCSWeSJJJLiwLao+Rw/UX9nxy ZgLWbGugyofwRLfm54kIFY5/ixyUxZUeJUAhZYKS9zijTFOrKj+fTRntvVeQWUC6wXJB XuzfW4Uu6bfDfC/ky/2pp/eYUg1bLq5qjhTRn0ZUmMoCaWMtbyPzgb3suAWufHJEgT3U CvsUh+naiFSouN1SMPisn8NGcsucaXcSTj/ZwdyT3YDYKs+522eeju+hpz9RyQwQNGRo BtNw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nxp.com header.s=selector1 header.b="HWMVdj/3"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k24si15465146pgf.294.2019.04.03.15.03.20; Wed, 03 Apr 2019 15:03:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nxp.com header.s=selector1 header.b="HWMVdj/3"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726427AbfDCWBT (ORCPT + 99 others); Wed, 3 Apr 2019 18:01:19 -0400 Received: from mail-eopbgr60062.outbound.protection.outlook.com ([40.107.6.62]:22487 "EHLO EUR04-DB3-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726099AbfDCWBT (ORCPT ); Wed, 3 Apr 2019 18:01:19 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=unGrwzDQ8dWQ0PPSp/iX9Gx3xldNZrgYj+9ZfJYFFCs=; b=HWMVdj/3Y25gBs/pSlVDck6zL3/OGMH8o/FmTZPTNU4X5SFcAYR7+yW3QHxAi/LWo1U0SAVcHn2abu9EkqJo8KYYeWB0uys2bbt0TQwJ4gi4b4s6hqRGCWvRYC3eJPpLo/JvXXHvLNQFGqHfLsW09GmL+R4HUTNw4BDuC8n9mkA= Received: from AM6PR04MB5863.eurprd04.prod.outlook.com (20.179.1.11) by AM6PR04MB6647.eurprd04.prod.outlook.com (20.179.247.96) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1771.15; Wed, 3 Apr 2019 22:01:14 +0000 Received: from AM6PR04MB5863.eurprd04.prod.outlook.com ([fe80::fc93:97ef:f27e:a9]) by AM6PR04MB5863.eurprd04.prod.outlook.com ([fe80::fc93:97ef:f27e:a9%4]) with mapi id 15.20.1771.011; Wed, 3 Apr 2019 22:01:13 +0000 From: Leo Li To: Vabhav Sharma , "robh+dt@kernel.org" , "mark.rutland@arm.com" CC: Meenakshi Aggarwal , Andy Tang , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: RE: [PATCH v1 1/4] dt-bindings: arm64: add compatible for LX2160A Thread-Topic: [PATCH v1 1/4] dt-bindings: arm64: add compatible for LX2160A Thread-Index: AQHUzbuNhYaqfl3gv0C5n9/zHWak0aYqUroAgADigKA= Date: Wed, 3 Apr 2019 22:01:13 +0000 Message-ID: References: <1551132245-6089-1-git-send-email-vabhav.sharma@nxp.com> <1551132245-6089-2-git-send-email-vabhav.sharma@nxp.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=leoyang.li@nxp.com; x-originating-ip: [64.157.242.222] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 5b3fae01-1586-465f-2151-08d6b87fe3af x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(5600139)(711020)(4605104)(4618075)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7193020);SRVR:AM6PR04MB6647; x-ms-traffictypediagnostic: AM6PR04MB6647: x-microsoft-antispam-prvs: x-forefront-prvs: 0996D1900D x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(376002)(346002)(366004)(39860400002)(396003)(136003)(199004)(189003)(13464003)(4326008)(53936002)(6436002)(86362001)(55016002)(99286004)(71200400001)(316002)(7696005)(110136005)(2906002)(97736004)(76176011)(54906003)(478600001)(14454004)(9686003)(71190400001)(6246003)(102836004)(25786009)(8936002)(81166006)(81156014)(53546011)(6506007)(68736007)(486006)(229853002)(26005)(446003)(186003)(33656002)(11346002)(5660300002)(106356001)(105586002)(52536014)(2501003)(74316002)(6116002)(14444005)(8676002)(256004)(66066001)(3846002)(7736002)(305945005)(476003);DIR:OUT;SFP:1101;SCL:1;SRVR:AM6PR04MB6647;H:AM6PR04MB5863.eurprd04.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1; received-spf: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: qcgRGD3bRg6+lHeSHNZcPaf/eDUpWNexZe+UxnFzDRQdINIzvnUa76sbzMgJUd0zRt+wJFCR3oJIKq/Cr1UD7QTMGIMsKQDCXkGvW6Fck54DuAwuF+VqDILF2qLE7VhFERoE0oXXrDsu6fa2511/Pvem95DGL1x6d51WfVDAXi+QxMLAiI8NDgUEcUmIBfxv64zbu5POYKS9p438kDoRUZTMa9zoCYJxrqRXAFrTIv00/285Wz48dGnpXHJF9gQ9swry5vf0vih0/PiNXocHI53FsoTyvWF9RF51Ek1BwqsPNlYTAP2NIyyqhzgETLosQEmXtfgv1qkBlsm0wteiQcZMhvTXiwW21bb5KKDnPPcDb6JRq1jiIsRhj2oB3A4fsVBxtaI5my3yUKEFtiyxm/lcCJH1s/I8M8C3ny0FV74= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 5b3fae01-1586-465f-2151-08d6b87fe3af X-MS-Exchange-CrossTenant-originalarrivaltime: 03 Apr 2019 22:01:13.8345 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR04MB6647 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org > -----Original Message----- > From: Vabhav Sharma > Sent: Wednesday, April 3, 2019 3:28 AM > To: robh+dt@kernel.org; mark.rutland@arm.com > Cc: Leo Li ; Meenakshi Aggarwal > ; Andy Tang ; > devicetree@vger.kernel.org; linux-kernel@vger.kernel.org > Subject: RE: [PATCH v1 1/4] dt-bindings: arm64: add compatible for LX2160= A >=20 > Hello Maintainers, > Please merge below patch. >=20 > Regards, > Vabhav >=20 > > -----Original Message----- > > From: Vabhav Sharma > > Sent: Tuesday, February 26, 2019 3:41 PM > > To: sudeep.holla@arm.com; oss@buserror.net; > > linux-kernel@vger.kernel.org; devicetree@vger.kernel.org; > > robh+dt@kernel.org; mark.rutland@arm.com; > > linuxppc-dev@lists.ozlabs.org; linux-arm-kernel@lists.infradead.org; > > mturquette@baylibre.com; sboyd@kernel.org; rjw@rjwysocki.net; > > viresh.kumar@linaro.org; linux-clk@vger.kernel.org; linux- > > pm@vger.kernel.org; linux-kernel-owner@vger.kernel.org; > > catalin.marinas@arm.com; will.deacon@arm.com; > > gregkh@linuxfoundation.org; arnd@arndb.de; > > kstewart@linuxfoundation.org; yamada.masahiro@socionext.com; Leo Li > > ; shawnguo@kernel.org > > Cc: linux@armlinux.org.uk; adrian.hunter@intel.com; > > ulf.hansson@linaro.org; Vabhav Sharma > > Subject: [PATCH v1 1/4] dt-bindings: arm64: add compatible for LX2160A > > > > Add compatible for LX2160A SoC,QDS and RDB board Add lx2160a > > compatible for clockgen and dcfg > > > > Signed-off-by: Vabhav Sharma > > Reviewed-by: Rob Herring > > --- > > .../bindings/arm/freescale/fsl,layerscape-dcfg.txt | 2 +- > > Documentation/devicetree/bindings/arm/fsl.txt | 12 > ++++++++++++ > > Documentation/devicetree/bindings/clock/qoriq-clock.txt | 1 + > > 3 files changed, 14 insertions(+), 1 deletion(-) > > > > diff --git > > a/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape- > > dcfg.txt > > b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape- > > dcfg.txt > > index b5cb374..dc76046 100644 > > --- a/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape- > > dcfg.txt > > +++ b/Documentation/devicetree/bindings/arm/freescale/fsl,layerscape-d > > +++ cf > > +++ g.txt > > @@ -8,7 +8,7 @@ Required properties: > > - compatible: Should contain a chip-specific compatible string, > > Chip-specific strings are of the form "fsl,-dcfg", > > The following s are known to be supported: > > - ls1012a, ls1021a, ls1043a, ls1046a, ls2080a. > > + ls1012a, ls1021a, ls1043a, ls1046a, ls2080a, lx2160a. > > > > - reg : should contain base address and length of DCFG > > memory-mapped registers > > > > diff --git a/Documentation/devicetree/bindings/arm/fsl.txt > > b/Documentation/devicetree/bindings/arm/fsl.txt > > index 7fbc424..baef162 100644 > > --- a/Documentation/devicetree/bindings/arm/fsl.txt > > +++ b/Documentation/devicetree/bindings/arm/fsl.txt This file has been converted to yaml format in mainline kernel. Please res= pin the patch in order to apply. > > @@ -235,3 +235,15 @@ Required root node properties: > > LS2088A ARMv8 based RDB Board > > Required root node properties: > > - compatible =3D "fsl,ls2088a-rdb", "fsl,ls2088a"; > > + > > +LX2160A SoC > > +Required root node properties: > > + - compatible =3D "fsl,lx2160a"; > > + > > +LX2160A ARMv8 based QDS Board > > +Required root node properties: > > + - compatible =3D "fsl,lx2160a-qds", "fsl,lx2160a"; > > + > > +LX2160A ARMv8 based RDB Board > > +Required root node properties: > > + - compatible =3D "fsl,lx2160a-rdb", "fsl,lx2160a"; > > diff --git a/Documentation/devicetree/bindings/clock/qoriq-clock.txt > > b/Documentation/devicetree/bindings/clock/qoriq-clock.txt > > index c655f28..f322989 100644 > > --- a/Documentation/devicetree/bindings/clock/qoriq-clock.txt > > +++ b/Documentation/devicetree/bindings/clock/qoriq-clock.txt > > @@ -43,6 +43,7 @@ Required properties: > > * "fsl,ls1046a-clockgen" > > * "fsl,ls1088a-clockgen" > > * "fsl,ls2080a-clockgen" > > + * "fsl,lx2160a-clockgen" > > Chassis-version clock strings include: > > * "fsl,qoriq-clockgen-1.0": for chassis 1.0 clocks > > * "fsl,qoriq-clockgen-2.0": for chassis 2.0 clocks > > -- > > 2.7.4