Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp1159789yba; Thu, 4 Apr 2019 05:33:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqyrkrrmAQB6cB0bwTNCNk4Y7NF2PX/Ec1fRAiQPZMcdSnazkyQQrLJ/2pFbVumGSDusWsIx X-Received: by 2002:a65:4802:: with SMTP id h2mr5267232pgs.98.1554381211023; Thu, 04 Apr 2019 05:33:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554381211; cv=none; d=google.com; s=arc-20160816; b=L222Quh0dGYencJjqKSrlU2nE4tH1pnpjTisi/PY6rhO2zgwW+3uTg4Ip21jg5tXTW gTG4TdOa/9hc5anZotj7J16J0/RwUY4e9C2mAafD+YKBwXsynfkS3ODak9gzqFMn0Ga4 QwT5S7CSlZBjw3Z3TXvfZdL6B5l80Q6qboUSkNp+6fFAVJAb9TAnetks3sOIhMFQ0ftD 6/jxfI5sp8ObMqpzpPf6ETM+Skpy9IFfrMp95WZ+xjvOHwdJRQwj2bC22v9Zq3BaWQOM 6XH+HNzjlVgcLznWbBmXQ6Y4l13qgAq2cW9Qro1LFEd+SZAe5p9CuRonSOWyeHJD/wtx Qm5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=WFepe9Es14RvLKHMb9J4uWuJXV7pAdvxPgnKOzfFWag=; b=B6iGpN5h9rEuuzr6Hw67SE+4fmtzkowmoacp1jOxOObtIrHoiKU+qtO3R41iqh/4cJ mjxjsVPg8kq+8IWYL/06Hp0yRG7Js9pAfQTRqL51FeZO7K8MO7ii4X0mr76Dl7BR5AaL G4OdiWLBZZ8CRswh3Y7QthpIieQPqyOcM+MSd/csGDhD9ZLjwF9SR94e+tVvpj0oevL6 BT7EwUwBmonddDJXhEw+a6hxq8c6JFumg+0WWH+6DFqB3wLrNkyyBoRoUdGZdCMQNBdI pYgcVy35KgZ5xdJRJa6aJO+bfI/STd4UMk/E8DCLmYux5cpBqG3G1bCRHd90Cs0Whz9/ gvlQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i93si16674316plb.189.2019.04.04.05.33.15; Thu, 04 Apr 2019 05:33:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729731AbfDDMcj (ORCPT + 99 others); Thu, 4 Apr 2019 08:32:39 -0400 Received: from foss.arm.com ([217.140.101.70]:59450 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726790AbfDDMch (ORCPT ); Thu, 4 Apr 2019 08:32:37 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 26F5DA78; Thu, 4 Apr 2019 05:32:37 -0700 (PDT) Received: from fuggles.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 785A73F68F; Thu, 4 Apr 2019 05:32:34 -0700 (PDT) Date: Thu, 4 Apr 2019 13:32:25 +0100 From: Will Deacon To: Shameer Kolothum Cc: lorenzo.pieralisi@arm.com, robin.murphy@arm.com, andrew.murray@arm.com, jean-philippe.brucker@arm.com, mark.rutland@arm.com, guohanjun@huawei.com, john.garry@huawei.com, pabba@codeaurora.org, vkilari@codeaurora.org, rruigrok@codeaurora.org, linux-acpi@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxarm@huawei.com, neil.m.leeder@gmail.com Subject: Re: [PATCH v7 4/4] perf/smmuv3: Enable HiSilicon Erratum 162001800 quirk Message-ID: <20190404123218.GA27823@fuggles.cambridge.arm.com> References: <20190326151753.19384-1-shameerali.kolothum.thodi@huawei.com> <20190326151753.19384-5-shameerali.kolothum.thodi@huawei.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190326151753.19384-5-shameerali.kolothum.thodi@huawei.com> User-Agent: Mutt/1.11.1+86 (6f28e57d73f2) () Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Mar 26, 2019 at 03:17:53PM +0000, Shameer Kolothum wrote: > HiSilicon erratum 162001800 describes the limitation of > SMMUv3 PMCG implementation on HiSilicon Hip08 platforms. > > On these platforms, the PMCG event counter registers > (SMMU_PMCG_EVCNTRn) are read only and as a result it > is not possible to set the initial counter period value > on event monitor start. > > To work around this, the current value of the counter > is read and used for delta calculations. OEM information > from ACPI header is used to identify the affected hardware > platforms. > > Signed-off-by: Shameer Kolothum > Reviewed-by: Hanjun Guo > Reviewed-by: Robin Murphy > --- > drivers/acpi/arm64/iort.c | 16 ++++++++++++++- > drivers/perf/arm_smmuv3_pmu.c | 48 ++++++++++++++++++++++++++++++++++++------- > include/linux/acpi_iort.h | 1 + > 3 files changed, 57 insertions(+), 8 deletions(-) I need an Ack from Lorenzo for the IORT parts of this patch. Will