Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp1200925yba; Thu, 4 Apr 2019 06:17:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqxefAgdgNS20I1xHYN1rsRc9XRD9rBdW0NtL9WU/jChNjlWe8vwQvxaYdXyCMTKDA6QBENV X-Received: by 2002:aa7:85d9:: with SMTP id z25mr5857381pfn.31.1554383875898; Thu, 04 Apr 2019 06:17:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554383875; cv=none; d=google.com; s=arc-20160816; b=aHd2FenpwEt3Miv9BYhm5u/fh/Nt/ynGsq1wZ/VytcSPvBFmSGTt1b1dM1GCtM4k1E R8gx8SePs7FryAI7QELlhptg/SQKZPkBQY+FuPRFNfjL6kZYd69Q0H5YB5zF+gKf37eK isEZdJOb+K9WMf+MsQ3szyxwb5PmPFddjjO1kzXnb2MvSxh6Pa4wZBlHxhRgK0Q9UaQw arQYabBM0mK1n6ENMVLuPZcXtxfegrvbzumztenu/RuoO+O01fU2z+0p1Zh2ZsvUwdiz 18nQbK0ACRAsjdy2IcUdnVK0Roc1XAIZnetK8graJ6PFi4CxxInMLBbaWU7zTx+67TY7 /SHw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=0+Tt+3X+04K3OozqOF2EmL8x5UqPdz2QjJtKo0GuzxY=; b=x/cY+9KCotqHxXFdW3EMzxBNKwqIvS5nCw2A/RAZM/FzUJIWeuIhWatg6LVPiePi4B FwjfHQMK5cyyTsqe+3LN45X8s0ptCMB2sRS87iRbjk2tWzOnyyBB/i8UZOAjzb8RtcD8 N7/x0yWRz7UVbqOs1VVZv09LZf4jrZqo9tY8XZ/3zIa4uOWGEP6PS0LUz6PLLESGtL8I 8PKRb4tPoi6EdZIYJk3wi5Sdkb2nsh79f/5+BNvz7OpXB6DDO6bTNao+RuVztUXG0N87 3flSw1JlqBRJ5tvSCrEx0x6G1SURF2oNJjFHeJ79oceAxeh328ZSaljdeswBNuy0lYNB tfQQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k6si16693341pla.409.2019.04.04.06.17.40; Thu, 04 Apr 2019 06:17:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728962AbfDDNQ4 (ORCPT + 99 others); Thu, 4 Apr 2019 09:16:56 -0400 Received: from foss.arm.com ([217.140.101.70]:60118 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726790AbfDDNQ4 (ORCPT ); Thu, 4 Apr 2019 09:16:56 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 84466A78; Thu, 4 Apr 2019 06:16:55 -0700 (PDT) Received: from donnerap.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 9251E3F68F; Thu, 4 Apr 2019 06:16:53 -0700 (PDT) Date: Thu, 4 Apr 2019 14:16:42 +0100 From: Andre Przywara To: Zenghui Yu Cc: , , , , , , , , , Subject: Re: [PATCH] KVM: arm/arm64: vgic: Restrict setting irq->targets only in GICv2 Message-ID: <20190404141642.385daf5b@donnerap.cambridge.arm.com> In-Reply-To: <1554381015-13056-1-git-send-email-yuzenghui@huawei.com> References: <1554381015-13056-1-git-send-email-yuzenghui@huawei.com> Organization: ARM X-Mailer: Claws Mail 3.17.3 (GTK+ 2.24.32; aarch64-unknown-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 4 Apr 2019 12:30:15 +0000 Zenghui Yu wrote: Hi, > Commit ad275b8bb1e6 ("KVM: arm/arm64: vgic-new: vgic_init: implement > vgic_init") had set irq->targets in kvm_vgic_vcpu_init(), regardless of > the GIC architecture (v2 or v3). When the number of vcpu reaches 32 > (in v3), UBSAN will complain about it. The first part looks similar to this one: http://lists.infradead.org/pipermail/linux-arm-kernel/2019-March/637209.html > ================================================================================ > UBSAN: Undefined behaviour in arch/arm64/kvm/../../../virt/kvm/arm/vgic/vgic-init.c:223:21 > shift exponent 32 is too large for 32-bit type 'unsigned int' > CPU: 13 PID: 833 Comm: CPU 32/KVM Kdump: loaded Not tainted 5.1.0-rc1+ #16 > Hardware name: Huawei TaiShan 2280 /BC11SPCD, BIOS 1.58 10/24/2018 > Call trace: > dump_backtrace+0x0/0x190 > show_stack+0x24/0x30 > dump_stack+0xc8/0x114 > ubsan_epilogue+0x14/0x50 > __ubsan_handle_shift_out_of_bounds+0x118/0x188 > kvm_vgic_vcpu_init+0x1d4/0x200 > kvm_arch_vcpu_init+0x3c/0x48 > kvm_vcpu_init+0xa8/0x100 > kvm_arch_vcpu_create+0x94/0x120 > kvm_vm_ioctl+0x57c/0xe58 > do_vfs_ioctl+0xc4/0x7f0 > ksys_ioctl+0x8c/0xa0 > __arm64_sys_ioctl+0x28/0x38 > el0_svc_common+0xa0/0x190 > el0_svc_handler+0x38/0x78 > el0_svc+0x8/0xc > ================================================================================ > > This patch Restricts setting irq->targets in GICv2, which only supports > a maximum of eight PEs, to keep UBSAN quiet. And since irq->mpidr will > only be used by SPI in GICv3, we decided to set mpidr to 0 for SGI and > PPI. > > Like commit ab2d5eb03dbb ("KVM: arm/arm64: vgic: Always initialize the > group of private IRQs"), we should also take the creating order of the > VGIC and VCPUs into consideration. > > Cc: Eric Auger > Cc: Marc Zyngier > Cc: Andre Przywara > Cc: Christoffer Dall > Signed-off-by: Zenghui Yu > --- > virt/kvm/arm/vgic/vgic-init.c | 16 +++++++++++----- > 1 file changed, 11 insertions(+), 5 deletions(-) > > diff --git a/virt/kvm/arm/vgic/vgic-init.c b/virt/kvm/arm/vgic/vgic-init.c > index 3bdb31e..0cba92e 100644 > --- a/virt/kvm/arm/vgic/vgic-init.c > +++ b/virt/kvm/arm/vgic/vgic-init.c > @@ -220,7 +220,6 @@ int kvm_vgic_vcpu_init(struct kvm_vcpu *vcpu) > irq->intid = i; > irq->vcpu = NULL; > irq->target_vcpu = vcpu; > - irq->targets = 1U << vcpu->vcpu_id; > kref_init(&irq->refcount); > if (vgic_irq_is_sgi(i)) { > /* SGIs */ > @@ -231,10 +230,14 @@ int kvm_vgic_vcpu_init(struct kvm_vcpu *vcpu) > irq->config = VGIC_CONFIG_LEVEL; > } > > - if (dist->vgic_model == KVM_DEV_TYPE_ARM_VGIC_V3) > + if (dist->vgic_model == KVM_DEV_TYPE_ARM_VGIC_V3) { > irq->group = 1; > - else > + irq->mpidr = 0; > + } else { > irq->group = 0; > + if (vcpu->vcpu_id < VGIC_V2_MAX_CPUS) > + irq->targets = 1U << vcpu->vcpu_id; > + } > } > > if (!irqchip_in_kernel(vcpu->kvm)) > @@ -297,10 +300,13 @@ int vgic_init(struct kvm *kvm) > > for (i = 0; i < VGIC_NR_PRIVATE_IRQS; i++) { > struct vgic_irq *irq = &vgic_cpu->private_irqs[i]; > - if (dist->vgic_model == KVM_DEV_TYPE_ARM_VGIC_V3) > + if (dist->vgic_model == KVM_DEV_TYPE_ARM_VGIC_V3) { > irq->group = 1; > - else > + irq->mpidr = 0; > + } else { > irq->group = 0; > + irq->targets = 1U << vcpu->vcpu_id; > + } So why would you need this part? That does the same as above, doesn't it? Cheers, Andre. > } > } >