Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp3081130yba; Mon, 8 Apr 2019 10:40:05 -0700 (PDT) X-Google-Smtp-Source: APXvYqzg3MpY02YCaHrFbHqyvpQhcwHb0pA1zsSCD6Cf3t5KbZgUwEufE8jI1YBNHANmRQuksrxb X-Received: by 2002:aa7:8289:: with SMTP id s9mr30977238pfm.208.1554745205079; Mon, 08 Apr 2019 10:40:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554745205; cv=none; d=google.com; s=arc-20160816; b=ZfzfGjpSgKR0Ef1NitHoHXWGYBjy0W1hzroLuGQnIQKfYUahyrl/q2PvQ4+ILpI0O6 36IlDzvSHllDAT20KkRy41UrHrZfd3rLTi6uIQJAxw9PrLYefTUIA1dGMlHn62r0a1hQ 3gump6pwJzy82zEDCWarbjLBqecy0WVo89RqmoFWgSMriZwZaX2Ai5XNslN8pakl+EGg 7c3U5PkbuZAnofoJlGwc2x0wVUJQXqanhMcEKEVmAZmfIfR5Y/ccE4ecNfsePWqmggIQ +RnlTa6w3CURBKv8QwdfSLLDCv80yzMGd4rNlosNOJxhIncS01psmlbvT0Ou53QXbr7e pMcw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=pOR5adXKSY3WwLs4oXuXvNP7SFJmr/iRgpR3xoM0Cls=; b=dp2YALwi4PEdy0aBKASU8YFij5+86TrVT1to7T9aPB6KK+HS9mMHua/5ziaZGmjl/R 45Ci0dAfKxbBtQRt9IsxHC7TmVRs5E0AjFGZZQLeEKi44ZhhWIhyVOUJzBSBZTo3VS4P U5W0FiA2qr6kwmY07vVcT0m7HX4dsPJp5CkGbvNyTCZOO8+tdeHY3Nu7e/SYLYCHT7kL ldMqG15jTcTC1JQU3sxUj8knJjnvfmVrmsWDYAGv2tHXTblPOU8EmLlAUQKuV6bzRJjv YRXoj/gehnFYVZlHY0Yogia47aQKzFQiIK4vE+ApEI6MVI+/qSnsbTwTaPWaliyx49z3 r4TA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j127si25000305pfb.25.2019.04.08.10.39.49; Mon, 08 Apr 2019 10:40:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728650AbfDHQC4 (ORCPT + 99 others); Mon, 8 Apr 2019 12:02:56 -0400 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:51082 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726876AbfDHQC4 (ORCPT ); Mon, 8 Apr 2019 12:02:56 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id CE35A15AB; Mon, 8 Apr 2019 09:02:55 -0700 (PDT) Received: from lakrids.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 0D3603F557; Mon, 8 Apr 2019 09:02:53 -0700 (PDT) Date: Mon, 8 Apr 2019 17:02:51 +0100 From: Mark Rutland To: Marc Zyngier Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Russell King , Will Deacon , Catalin Marinas , Daniel Lezcano , Wim Van Sebroeck , Guenter Roeck , Valentin Schneider Subject: Re: [PATCH 4/7] clocksource/arm_arch_timer: Direcly assign set_next_event workaround Message-ID: <20190408160251.GP6139@lakrids.cambridge.arm.com> References: <20190408154907.223536-1-marc.zyngier@arm.com> <20190408154907.223536-5-marc.zyngier@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190408154907.223536-5-marc.zyngier@arm.com> User-Agent: Mutt/1.11.1+11 (2f07cb52) (2018-12-01) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Apr 08, 2019 at 04:49:04PM +0100, Marc Zyngier wrote: > When a given timer is affected by an erratum and requires an > alternative implementation of set_next_event, we do a rather > complicated dance to detect and call the workaround on each > set_next_event call. > > This is clearly idiotic, as we can perfectly detect whether > this CPU requires a workaround while setting up the clock event > device. > > This only requires the CPU-specific detection to be done a bit > earlier, and we can then safely override the set_next_event pointer > if we have a workaround associated to that CPU. > > Signed-off-by: Marc Zyngier Acked-by: Mark Rutland Mark. > --- > arch/arm/include/asm/arch_timer.h | 4 +++ > arch/arm64/include/asm/arch_timer.h | 16 ++++++++++ > drivers/clocksource/arm_arch_timer.c | 46 +++++----------------------- > 3 files changed, 28 insertions(+), 38 deletions(-) > > diff --git a/arch/arm/include/asm/arch_timer.h b/arch/arm/include/asm/arch_timer.h > index 0a8d7bba2cb0..3f0a0191f763 100644 > --- a/arch/arm/include/asm/arch_timer.h > +++ b/arch/arm/include/asm/arch_timer.h > @@ -11,6 +11,10 @@ > #include > > #ifdef CONFIG_ARM_ARCH_TIMER > +/* 32bit ARM doesn't know anything about timer errata... */ > +#define has_erratum_handler(h) (false) > +#define erratum_handler(h) (arch_timer_##h) > + > int arch_timer_arch_init(void); > > /* > diff --git a/arch/arm64/include/asm/arch_timer.h b/arch/arm64/include/asm/arch_timer.h > index f2a234d6516c..c3762ffcc933 100644 > --- a/arch/arm64/include/asm/arch_timer.h > +++ b/arch/arm64/include/asm/arch_timer.h > @@ -31,10 +31,26 @@ > #include > > #if IS_ENABLED(CONFIG_ARM_ARCH_TIMER_OOL_WORKAROUND) > +#define has_erratum_handler(h) \ > + ({ \ > + const struct arch_timer_erratum_workaround *__wa; \ > + __wa = __this_cpu_read(timer_unstable_counter_workaround); \ > + (__wa && __wa->h); \ > + }) > + > +#define erratum_handler(h) \ > + ({ \ > + const struct arch_timer_erratum_workaround *__wa; \ > + __wa = __this_cpu_read(timer_unstable_counter_workaround); \ > + (__wa && __wa->h) ? __wa->h : arch_timer_##h; \ > + }) > + > extern struct static_key_false arch_timer_read_ool_enabled; > #define needs_unstable_timer_counter_workaround() \ > static_branch_unlikely(&arch_timer_read_ool_enabled) > #else > +#define has_erratum_handler(h) false > +#define erratum_handler(h) (arch_timer_##h) > #define needs_unstable_timer_counter_workaround() false > #endif > > diff --git a/drivers/clocksource/arm_arch_timer.c b/drivers/clocksource/arm_arch_timer.c > index aa4ec53281ce..c7f5b66d893c 100644 > --- a/drivers/clocksource/arm_arch_timer.c > +++ b/drivers/clocksource/arm_arch_timer.c > @@ -613,36 +613,12 @@ static void arch_timer_check_ool_workaround(enum arch_timer_erratum_match_type t > local ? "local" : "global", wa->desc); > } > > -#define erratum_handler(fn, r, ...) \ > -({ \ > - bool __val; \ > - if (needs_unstable_timer_counter_workaround()) { \ > - const struct arch_timer_erratum_workaround *__wa; \ > - __wa = __this_cpu_read(timer_unstable_counter_workaround); \ > - if (__wa && __wa->fn) { \ > - r = __wa->fn(__VA_ARGS__); \ > - __val = true; \ > - } else { \ > - __val = false; \ > - } \ > - } else { \ > - __val = false; \ > - } \ > - __val; \ > -}) > - > static bool arch_timer_this_cpu_has_cntvct_wa(void) > { > - const struct arch_timer_erratum_workaround *wa; > - > - wa = __this_cpu_read(timer_unstable_counter_workaround); > - return wa && wa->read_cntvct_el0; > + return has_erratum_handler(read_cntvct_el0); > } > #else > #define arch_timer_check_ool_workaround(t,a) do { } while(0) > -#define erratum_set_next_event_tval_virt(...) ({BUG(); 0;}) > -#define erratum_set_next_event_tval_phys(...) ({BUG(); 0;}) > -#define erratum_handler(fn, r, ...) ({false;}) > #define arch_timer_this_cpu_has_cntvct_wa() ({false;}) > #endif /* CONFIG_ARM_ARCH_TIMER_OOL_WORKAROUND */ > > @@ -736,11 +712,6 @@ static __always_inline void set_next_event(const int access, unsigned long evt, > static int arch_timer_set_next_event_virt(unsigned long evt, > struct clock_event_device *clk) > { > - int ret; > - > - if (erratum_handler(set_next_event_virt, ret, evt, clk)) > - return ret; > - > set_next_event(ARCH_TIMER_VIRT_ACCESS, evt, clk); > return 0; > } > @@ -748,11 +719,6 @@ static int arch_timer_set_next_event_virt(unsigned long evt, > static int arch_timer_set_next_event_phys(unsigned long evt, > struct clock_event_device *clk) > { > - int ret; > - > - if (erratum_handler(set_next_event_phys, ret, evt, clk)) > - return ret; > - > set_next_event(ARCH_TIMER_PHYS_ACCESS, evt, clk); > return 0; > } > @@ -777,6 +743,10 @@ static void __arch_timer_setup(unsigned type, > clk->features = CLOCK_EVT_FEAT_ONESHOT; > > if (type == ARCH_TIMER_TYPE_CP15) { > + typeof(clk->set_next_event) sne; > + > + arch_timer_check_ool_workaround(ate_match_local_cap_id, NULL); > + > if (arch_timer_c3stop) > clk->features |= CLOCK_EVT_FEAT_C3STOP; > clk->name = "arch_sys_timer"; > @@ -787,20 +757,20 @@ static void __arch_timer_setup(unsigned type, > case ARCH_TIMER_VIRT_PPI: > clk->set_state_shutdown = arch_timer_shutdown_virt; > clk->set_state_oneshot_stopped = arch_timer_shutdown_virt; > - clk->set_next_event = arch_timer_set_next_event_virt; > + sne = erratum_handler(set_next_event_virt); > break; > case ARCH_TIMER_PHYS_SECURE_PPI: > case ARCH_TIMER_PHYS_NONSECURE_PPI: > case ARCH_TIMER_HYP_PPI: > clk->set_state_shutdown = arch_timer_shutdown_phys; > clk->set_state_oneshot_stopped = arch_timer_shutdown_phys; > - clk->set_next_event = arch_timer_set_next_event_phys; > + sne = erratum_handler(set_next_event_phys); > break; > default: > BUG(); > } > > - arch_timer_check_ool_workaround(ate_match_local_cap_id, NULL); > + clk->set_next_event = sne; > } else { > clk->features |= CLOCK_EVT_FEAT_DYNIRQ; > clk->name = "arch_mem_timer"; > -- > 2.20.1 >