Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp4747517yba; Wed, 10 Apr 2019 04:11:58 -0700 (PDT) X-Google-Smtp-Source: APXvYqy+eXM7ul+5gkmUTE6AiTDtoJgrsm5W5c8dy5tIibmQjJHVyPOBMukUttZ/6F7LqfJrImyj X-Received: by 2002:a17:902:d68d:: with SMTP id v13mr43484677ply.55.1554894718910; Wed, 10 Apr 2019 04:11:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554894718; cv=none; d=google.com; s=arc-20160816; b=AzaJ12yE2acd/WviALcWs849pR0FlHKVMNAYDAlvYAxIo9v4qEeHe7jjhYYKdfpBCE nSBTTCOIn9NQKSOoXwdbYcJuQrjmeav0sV/qZ3eelp2f3rd0vnKKafLP7T5zZmgkpSBh AYqOssx+H24edV4JF3xMvRT8xP1ie+8xDN/9ZfMDlFRtvn8g4Im7rCteg2QmaN0eSm+F sXlJmT1UVyp0owyvu9Swf34rJs0KJd1nuv2pLiiUTJJ4yU/l2VtWgB/MHdIwf+ZXKCIf i+D2powCR0lkYP+GGrkbWNSoSjXMGAplOUB+PzBU9wwLWHM9dsxFLoRBdkrxTIhEJGmU 0eTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:message-id:references :in-reply-to:subject:cc:to:from:date:content-transfer-encoding :mime-version; bh=rzBJ2Dz1n3w+5GvXEzIgCAC3rZPdd6Op/Ho1Rt9b2cA=; b=zr/RjMT8/THqC71TK7mS6U5AlR2ARAmJnNp99dlDSbX+nxYHCrR0yu2WrpOrcZCPav thFomHJfJQ/Xk4mXVE/RP+5QyBO8dQmV3h5cZfKJU3K6Vc46WJPxDoy60BLd+tGP8IcU JvtO0T13YRSgPlnSybWLHwSBkmgf0Pmn71oblkP8TQ9VqUOl1V5IP85p/iE325N3zceb ahtog9jS8WHqfVb9PDCm7t5maC1IFc+Axz085Z1aDSv1xphjtA0mQ61HlT20ePZ8C5mK PucDG/zyMCdMkCKLMG2oUAvfnZ9eJaW5rbgTeXkH81EAvuPYegZq1hodpkpVEfZhBN5B YTmw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d8si29365655plo.157.2019.04.10.04.11.43; Wed, 10 Apr 2019 04:11:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730816AbfDJK4a (ORCPT + 99 others); Wed, 10 Apr 2019 06:56:30 -0400 Received: from mx25lb.world4you.com ([81.19.149.135]:36402 "EHLO mx25lb.world4you.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730637AbfDJK43 (ORCPT ); Wed, 10 Apr 2019 06:56:29 -0400 X-Greylist: delayed 1571 seconds by postgrey-1.27 at vger.kernel.org; Wed, 10 Apr 2019 06:56:27 EDT Received: from [81.19.149.44] (helo=webmail.world4you.com) by mx25lb.world4you.com with esmtpa (Exim 4.91) (envelope-from ) id 1hEAUg-0002Ii-Ro; Wed, 10 Apr 2019 12:30:14 +0200 MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Wed, 10 Apr 2019 12:30:14 +0200 From: Eric Schwarz To: federico.vaga@cern.ch Cc: linux-kernel@vger.kernel.org, linux-fpga@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-x86_64@vger.kernel.org, linux-fpga-owner@vger.kernel.org Subject: Re: Device Description for FPGA Components on x86 system In-Reply-To: <6563205.xRkLC0driV@pcbe13614> References: <1629227.alSmCsHHUc@pcbe13614> <6563205.xRkLC0driV@pcbe13614> Message-ID: X-Sender: eas@sw-optimization.com User-Agent: World4You Webmail X-SA-Do-Not-Run: Yes X-AV-Do-Run: Yes Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, everything you want is already available and on the way to mainline concerning support for various FPGA loading modes or available for checkout from a git repository. All that has already been discussed on the mailing list. FPGA loading interface is available here [1]. Patchset missing for FPGA loading has been sent to the mailing list from Anatolij Gustschin for various Linux kernel versions. Link to the most recent patchset version [2]. FPGA Manager mailing list archive link [3] - Please read up the story here around those patches and also the replies of the others. Cheers Eric [1] https://github.com/vdsao/fpga-cfg [2] https://marc.info/?l=linux-fpga&m=155078072107199&w=2 [3] https://marc.info/?l=linux-fpga Am 10.04.2019 12:01, schrieb Federico Vaga: > Hello, > > sorry to push for an answer but I do not want to take the risk of > designing > something useless. I do not know how should I interpret a no-answer. > > If the solution really does not exist today, then I would like to > collect > opinions/arguments/requirements on the topic so that I can write > something > useful not only for CERN but for the entire community. > > Thank you > > On Wednesday, March 27, 2019 6:17:18 PM CEST Federico Vaga wrote: > >> Hello, >> >> I'm looking for guidance >> >> What I have: >> * Intel x86_64 computer >> * PCIe card with FPGA on it >> >> What I want to achieve: >> * load an FPGA bitstream on the card >> * load a device-tree like description for the FPGA devices contained >> in the >> bitstream >> >> This is achievable on ARM with DeviceTree, overlay-dt, fpga-mgr; but >> I'm >> puzzled about the x86_64 use-case. I'm not able to find recent and >> clear >> information. >> >> Does anyone know if this is doable? Perhaps with ACPI SSDTs overlay? >> Or with >> the DT? >> >> thanks