Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp5937540yba; Thu, 11 Apr 2019 08:44:06 -0700 (PDT) X-Google-Smtp-Source: APXvYqzStszGyPGLH9GQumPVO2I1ViPyZafrxyyusk6ZhU+IoYv54QJrnmCtSjeq7eYRr4Ap0M6U X-Received: by 2002:aa7:92c4:: with SMTP id k4mr50897279pfa.183.1554997446752; Thu, 11 Apr 2019 08:44:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554997446; cv=none; d=google.com; s=arc-20160816; b=cPTlpvEzh5VmViIZM/t7fXpKFoXmaiZr52ZPfS3xSTt560HuMyUjYLGuqicIS9rNlf DhcTvnMjpaqb0r3iveo/Rsey8wfJT/Lam+8f6CdToponw5hAFa8U05Nx1VzRBMLXlhnx xv14OF4gFQhr+5V2QfN3nAEaAa4BHwrRdRBudwMy7gnJbMhP8dDk00VVgv1W3awLVL7n C1USrQ5YKwUSuSgjHs3Z8YXVGAMoEdDpsPm7+RoqQJDZ2IMBWXGgBCTCnpjxl/vAuT7B S+39dcPW5eiZiffQfXdtg1Vr94ftof68IRVhXNhbJUznnfLUruoQA0km847YItDbkAiO jVzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=7D/bF86fCVdsbaZEqCNs21pht454IGIxVU3l+8cTepQ=; b=oFTn1u8Ksm1DppVGUwqjU+r60oDnKAXF1ex9q3fNTCiphm48i7XFqA0TOche0tZq/f SKYXisOTJ0rI+1Ky+5mF2EbT5ZPnDPqfFGuXxrTUoMPKqeIAF1Wsc4T78Cu1pkziZleR c4sAm7E2A85oflOAcXYFsA7/4rhZAQJUSDUHDxEPUt4Nb6EyDjxodg5Y9J0yKYRmFRbP 5+zR17AUaWMjOBXcocwuS79lICfZEIOcCzXz1M3+2OHCTFu6KLbd84pbXIHvJRW1kW0g L6KKkJjpJG79yKXBaWfvHoTGEtsFX6ln4CbGHZEzvpdXbzmKim9n2ExviXjzbjZiYi/d GUgg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=siol.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j24si30742938pll.286.2019.04.11.08.43.50; Thu, 11 Apr 2019 08:44:06 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=siol.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726765AbfDKPnA convert rfc822-to-8bit (ORCPT + 99 others); Thu, 11 Apr 2019 11:43:00 -0400 Received: from mailoutvs33.siol.net ([185.57.226.224]:48843 "EHLO mail.siol.net" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726391AbfDKPnA (ORCPT ); Thu, 11 Apr 2019 11:43:00 -0400 Received: from localhost (localhost [127.0.0.1]) by mail.siol.net (Postfix) with ESMTP id 7B4C5520AB9; Thu, 11 Apr 2019 17:42:57 +0200 (CEST) X-Virus-Scanned: amavisd-new at psrvmta10.zcs-production.pri Received: from mail.siol.net ([127.0.0.1]) by localhost (psrvmta10.zcs-production.pri [127.0.0.1]) (amavisd-new, port 10032) with ESMTP id 2dFXOHfEeP2l; Thu, 11 Apr 2019 17:42:57 +0200 (CEST) Received: from mail.siol.net (localhost [127.0.0.1]) by mail.siol.net (Postfix) with ESMTPS id 14A86520B99; Thu, 11 Apr 2019 17:42:57 +0200 (CEST) Received: from jernej-laptop.localnet (cpe-86-58-52-202.static.triera.net [86.58.52.202]) (Authenticated sender: jernej.skrabec@siol.net) by mail.siol.net (Postfix) with ESMTPA id 9D70E520B0F; Thu, 11 Apr 2019 17:42:56 +0200 (CEST) From: Jernej =?utf-8?B?xaBrcmFiZWM=?= To: Maxime Ripard Cc: =?ISO-8859-1?Q?Cl=E9ment_P=E9ron?= , Rob Herring , Chen-Yu Tsai , Icenowy Zheng , Jagan Teki , devicetree , linux-kernel , linux-arm-kernel , dri-devel@lists.freedesktop.org, linux-sunxi@googlegroups.com Subject: Re: [PATCH v2 4/8] arm64: dts: allwinner: Add ARM Mali GPU node for H6 Date: Thu, 11 Apr 2019 17:42:56 +0200 Message-ID: <5149757.GgN2G91tE9@jernej-laptop> In-Reply-To: <20190411152752.qlabx7heh74dy2ao@flea> References: <20190411105720.32357-1-peron.clem@gmail.com> <2797515.ZAugZ1JPiN@jernej-laptop> <20190411152752.qlabx7heh74dy2ao@flea> MIME-Version: 1.0 Content-Transfer-Encoding: 8BIT Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Dne četrtek, 11. april 2019 ob 17:27:52 CEST je Maxime Ripard napisal(a): > On Thu, Apr 11, 2019 at 05:23:25PM +0200, Jernej Škrabec wrote: > > Dne četrtek, 11. april 2019 ob 17:20:04 CEST je Clément Péron napisal(a): > > > Hi, > > > > > > On Thu, 11 Apr 2019 at 17:05, Jernej Škrabec > > > > wrote: > > > > Dne četrtek, 11. april 2019 ob 12:57:16 CEST je Clément Péron napisal(a): > > > > > Add the mali gpu node to the H6 device-tree. > > > > > > > > > > Signed-off-by: Clément Péron > > > > > --- > > > > > > > > > > arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 14 ++++++++++++++ > > > > > 1 file changed, 14 insertions(+) > > > > > > > > > > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi > > > > > b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi index > > > > > e0dc4a05c1ba..196753110434 100644 > > > > > --- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi > > > > > +++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi > > > > > @@ -157,6 +157,20 @@ > > > > > > > > > > allwinner,sram = <&ve_sram 1>; > > > > > > > > > > }; > > > > > > > > > > + gpu: gpu@1800000 { > > > > > + compatible = "allwinner,sun50i-h6-mali", > > > > > + "arm,mali-t720"; > > > > > + reg = <0x01800000 0x4000>; > > > > > + interrupts = > > > > > > > IRQ_TYPE_LEVEL_HIGH>, > > > > > > > > > + > > > > > > > IRQ_TYPE_LEVEL_HIGH>, > > > > > > > > > + > > > > > > > IRQ_TYPE_LEVEL_HIGH>; > > > > > > > > > + interrupt-names = "job", "mmu", "gpu"; > > > > > + clocks = <&ccu CLK_GPU>, <&ccu CLK_BUS_GPU>; > > > > > + clock-names = "core", "bus"; > > > > > + resets = <&ccu RST_BUS_GPU>; > > > > > + status = "disabled"; > > > > > > > > Usually self sufficient peripherals are enabled by default in DTSI. > > > > > > I follow the other Mali Midgard (rk3399, rk3288) syntax. > > > But I think you're right here, will go for an update I think. > > > > I quickly checked A64 and H5 DTSI and both have GPU enabled by default > > (status property is not set). > > I asked myself the same question, but the H6 seems to have a supply > wired to the GPU, while the H3 and H5 do not. So I'm not sure we want > to enable it on all the boards, even though some might have left out > the GPU supply which will result in a non-working GPU (I assume?) It's true that GPU doesn't work at all without power supply. Even worse, ARM kernel driver just hangs whole SoC if it tries to use unpowered GPU. I checked few datasheets and almost none of them have GPU power supply, except H5, where GPU is enabled by default in DTSI. Yeah, I guess it's more safe to explicitly enable it in board DT. Jernej