Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp587902yba; Fri, 12 Apr 2019 09:29:22 -0700 (PDT) X-Google-Smtp-Source: APXvYqz6A+cadXAb0WXRYB5SNMkyJIsMVw52tqFL31UBR+eoWYt9V95j87AesUqkgvMYjsTpNX/N X-Received: by 2002:a63:618d:: with SMTP id v135mr54023132pgb.2.1555086562343; Fri, 12 Apr 2019 09:29:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1555086562; cv=none; d=google.com; s=arc-20160816; b=SWnMr/+f3NwMXtISzDn02ssAi7GaICiW1udxSlA1Q3OwC/8N1mJIEXngAui0FirpER ugNsx/zZa0YnJCj6b6Zsh9dZ6KYh7ROjS9s7FTYKiAyu8Sx2qX7uaVBaQnXJrzRylq4V XsVNVOxO+A/ulaWIiHIToFzhQ8ml2/5xdgtHqjNoHldY6GC1GL6iG6SpuwD5sD5xprEO Qbzzv/SIKDGyXQ4n3VlY7/kHIiu8AqsWIej5Du8lfqDfkVstbNiU5n82fxxWgN0FBxwA MuKAJvK97/zA70QuLx4Y9FSnlBLD/+KfdHs49+98OVs3jUVb8BG2TmrlDAf5yeL4fupf 9Q/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:from; bh=iWEsty/J+PhLarhRDb6S8K16kIKDbC4XXedTh3AALBI=; b=0ekZQyeSozqeoqoUmQTXECgvFIWRj1dyJE84O3+ena9jo1Gbbs8vmUkk6r4eUiMOFB nzX/4M/7KyB0EsuzpYLTAETvw8/BtShl7RnKoyKb659EANCMCTH+VipVVTas3IvSziGb 8+Is0inxMDly7tsV1mAkGMNLjqt06uQYlI+IjiWXcQ48oOFXf3Mn81rOik2FEXwzWILt eDg2jA04oyhlxpM5z9C8zuABjPUqGwrkLUM0fmBDB60Cf8MUS81rbyfDiVynjdyTlkrt wsL0Z1j2UWh+52erGX6M5u2C/nyIAQ1ubeXmfn1pnxqpqXDnWkzB4UDbH/Qd5OqRuNXG SY6g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=hanoverdisplays.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d24si37449807pls.271.2019.04.12.09.29.06; Fri, 12 Apr 2019 09:29:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=hanoverdisplays.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726933AbfDLQ1v (ORCPT + 99 others); Fri, 12 Apr 2019 12:27:51 -0400 Received: from mail-wr1-f68.google.com ([209.85.221.68]:35762 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726702AbfDLQ1v (ORCPT ); Fri, 12 Apr 2019 12:27:51 -0400 Received: by mail-wr1-f68.google.com with SMTP id w1so12727834wrp.2; Fri, 12 Apr 2019 09:27:50 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=iWEsty/J+PhLarhRDb6S8K16kIKDbC4XXedTh3AALBI=; b=TJ5TTMxFeB+d4w1UUK35zjDHAvPvoDeUsq9PH0jgUapUVd4RqcBqgkIP4L1szUMeu1 8AxqTFxCYAoHNpyYNAypwGHrpAJOZz/QJ9zDnBdhtqZnErtjHEifju6u2EPfAa9dGN1V 2Qz1PUKwyuKdee+fHDJPorqz3y8Lwebmo1uQPluqbHITAGQmR6F8UdRJthtREtVBvh9b r3V56h6uroEJl9LYCYdGIeZMBlEaWsSh8109H7Bmp/UjpBJuLyp4WiGT2bgzoIg9DTz5 rXlVT1Kr8pzjPvep1GetmU46ZhBj2BUWDsCK49InfjNwHm6Iu6LzHHsvrItpIpUl6Rrc UBVw== X-Gm-Message-State: APjAAAWtWhYnmteyr+EblRJ0A7jAOGls0xVZlv5zrl9hlRzLCBQIaSgy J2Kkq2rl43UTtke6rXTXNd4= X-Received: by 2002:a5d:52cc:: with SMTP id r12mr16853817wrv.163.1555086469355; Fri, 12 Apr 2019 09:27:49 -0700 (PDT) Received: from localhost ([90.85.130.193]) by smtp.gmail.com with ESMTPSA id 13sm11436086wmf.23.2019.04.12.09.27.48 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 12 Apr 2019 09:27:48 -0700 (PDT) From: Christina Quast Cc: Christina Quast , Benoit Cousson , Mark Jackson , Tony Lindgren , Rob Herring , Mark Rutland , Russell King , linux-omap@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 01/17] ARM: dts: am335x: igep0033: Replaced register offsets with defines Date: Fri, 12 Apr 2019 18:26:11 +0200 Message-Id: <20190412162627.24518-2-cquast@hanoverdisplays.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190412162627.24518-1-cquast@hanoverdisplays.com> References: <20190412162627.24518-1-cquast@hanoverdisplays.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit To: unlisted-recipients:; (no To-header on input) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The defines are taken from dt-bindings/pinctrl/am33xx.h Signed-off-by: Christina Quast --- arch/arm/boot/dts/am335x-igep0033.dtsi | 40 +++++++++++++------------- 1 file changed, 20 insertions(+), 20 deletions(-) diff --git a/arch/arm/boot/dts/am335x-igep0033.dtsi b/arch/arm/boot/dts/am335x-igep0033.dtsi index 55b4c94cfafb..37008ec4fc89 100644 --- a/arch/arm/boot/dts/am335x-igep0033.dtsi +++ b/arch/arm/boot/dts/am335x-igep0033.dtsi @@ -57,41 +57,41 @@ &am33xx_pinmux { i2c0_pins: pinmux_i2c0_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x988, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */ - AM33XX_IOPAD(0x98c, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */ + AM33XX_PADCONF(AM335X_PIN_I2C0_SDA, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_I2C0_SCL, PIN_INPUT_PULLUP, MUX_MODE0) >; }; nandflash_pins: pinmux_nandflash_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x800, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad0.gpmc_ad0 */ - AM33XX_IOPAD(0x804, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad1.gpmc_ad1 */ - AM33XX_IOPAD(0x808, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad2.gpmc_ad2 */ - AM33XX_IOPAD(0x80c, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad3.gpmc_ad3 */ - AM33XX_IOPAD(0x810, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad4.gpmc_ad4 */ - AM33XX_IOPAD(0x814, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad5.gpmc_ad5 */ - AM33XX_IOPAD(0x818, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad6.gpmc_ad6 */ - AM33XX_IOPAD(0x81c, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad7.gpmc_ad7 */ - AM33XX_IOPAD(0x870, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_wait0.gpmc_wait0 */ - AM33XX_IOPAD(0x874, PIN_INPUT_PULLUP | MUX_MODE7) /* gpmc_wpn.gpio0_30 */ - AM33XX_IOPAD(0x87c, PIN_OUTPUT | MUX_MODE0) /* gpmc_csn0.gpmc_csn0 */ - AM33XX_IOPAD(0x890, PIN_OUTPUT | MUX_MODE0) /* gpmc_advn_ale.gpmc_advn_ale */ - AM33XX_IOPAD(0x894, PIN_OUTPUT | MUX_MODE0) /* gpmc_oen_ren.gpmc_oen_ren */ - AM33XX_IOPAD(0x898, PIN_OUTPUT | MUX_MODE0) /* gpmc_wen.gpmc_wen */ - AM33XX_IOPAD(0x89c, PIN_OUTPUT | MUX_MODE0) /* gpmc_be0n_cle.gpmc_be0n_cle */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD0, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_AD1, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_AD2, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_AD3, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_AD4, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_AD5, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_AD6, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_AD7, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_WAIT0, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_WPN, PIN_INPUT_PULLUP, MUX_MODE7) /* gpmc_wpn.gpio0_30 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_CSN0, PIN_OUTPUT, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_ADVN_ALE, PIN_OUTPUT, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_OEN_REN, PIN_OUTPUT, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_WEN, PIN_OUTPUT, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_GPMC_BEN0_CLE, PIN_OUTPUT, MUX_MODE0) >; }; uart0_pins: pinmux_uart0_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x970, PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */ - AM33XX_IOPAD(0x974, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */ + AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0) >; }; leds_pins: pinmux_leds_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x85c, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a7.gpio1_23 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_A7, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a7.gpio1_23 */ >; }; }; -- 2.20.1