Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp590379yba; Fri, 12 Apr 2019 09:32:17 -0700 (PDT) X-Google-Smtp-Source: APXvYqwl32CYSRr/MqyPLgLflAF2s/2p4Xx0o6oDWnPIfTQz+gK1jbo+Nzz1gEmzM7LvOZdrFYSw X-Received: by 2002:a63:7150:: with SMTP id b16mr52167576pgn.83.1555086736954; Fri, 12 Apr 2019 09:32:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1555086736; cv=none; d=google.com; s=arc-20160816; b=sHuNdxPLBDZqcBAyP51vMKT+MXk3f/CFTuo4IkEjPs7YMTfj+twJymlU5zb99L+q2X hXW5n3nhb7hL8vaX3l3xnsxBiltFdQ5qeFlxUkMjOdg/rjwY+kv9m+4UsNcQ9WOqAtAy ZQcBGxvCkQAvyCsLgsP5XkmMieJnvRO9hWNbynN7VKAyGxPntTOmVDFA+GQFvnCVdndT RwoZ0dLREtPgegm2pwUAz0H+0Lsb2HO7g2yI/p7KENQ2pmQeYs9mLSvC5N1f7VNERJ7y WxqmOOSXpLf5sNwJkcCs6J/SmJUIecpJ8Ya/v+1xLe7KiRevIittQW1dc9UWqASKSmKJ lOlw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:from; bh=UrI5bB1G13TbTmwo7Dd5vwL7pHaypZ+eWIZ1x7jeGtQ=; b=Dl21svVk7w5JPQnrT+q13wM5eQkU3f16e5djzJYskxAtaRF+BDPX/WIacwahBhjFOo HnB1klk2Q4GGYLzLS98PNz4g6XSaenUxH+jE0YypiwKKMYNuQBimmfws3YXQVNbayJ7C btC0e8rjIfJj+iutG4BxFXpZ01M3SlCN1heTZpq7IF5GVHx313maZF1VkGaZHtb8NyHV d4cxNVE42yOa4Mxomy1mBpJFcVov0FS0hKxV+fWJWbCIA2v5lfXxrhwTNU0BpG788lXH xDK4tvhCeJ7XC5fiVsnl7u5jstHlpwnGoIkJPYA2YxSYig41gVc3yrScNcsYqkZIXsPX n/PQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=hanoverdisplays.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a22si38092822pfc.217.2019.04.12.09.32.01; Fri, 12 Apr 2019 09:32:16 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=hanoverdisplays.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727041AbfDLQ2W (ORCPT + 99 others); Fri, 12 Apr 2019 12:28:22 -0400 Received: from mail-wm1-f66.google.com ([209.85.128.66]:55781 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726994AbfDLQ2U (ORCPT ); Fri, 12 Apr 2019 12:28:20 -0400 Received: by mail-wm1-f66.google.com with SMTP id o25so11974752wmf.5; Fri, 12 Apr 2019 09:28:18 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=UrI5bB1G13TbTmwo7Dd5vwL7pHaypZ+eWIZ1x7jeGtQ=; b=KolmxQBgDFyL0CF86jYL2znQCZUCedOYHeNdh42V3H1LTlY3YMYXUTnRT5yIjXBvII 5p43T6WCuKmR+1wchWHcj7IQ3XNKbaQydHlQvk8W83RgnrEq9WMBUrgnrBBqzxF+zErk wTLr0HGIt4r1q78i2pYfqCukcKoLUz8FFD33QWFjfM4VC6QCcoaiYogrumpzoKu9Ylbg ZInO9wkk9W0ELMIt/C7+osPXupZO9Cz3hhSEXPlwm+smST0vW6TaOHhSMpaJgjadZkQ+ ImgJSplE9PJoRs5t9YudyY3qmsRpeOt4CUuaMIyPigNC/Yr2R9rZB3Wp8EHbNmV0mXtl l2Vg== X-Gm-Message-State: APjAAAWQeL9yee6Ed9QOToAKpBBv0laPe+EJJx4ezNyvv6sGi5s8S0Md Zxnz5cXVQOdYEpMjJg98lM0= X-Received: by 2002:a1c:40c3:: with SMTP id n186mr12061893wma.3.1555086497854; Fri, 12 Apr 2019 09:28:17 -0700 (PDT) Received: from localhost ([90.85.130.193]) by smtp.gmail.com with ESMTPSA id h2sm62334241wro.11.2019.04.12.09.28.17 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 12 Apr 2019 09:28:17 -0700 (PDT) From: Christina Quast Cc: Christina Quast , Benoit Cousson , Mark Jackson , Tony Lindgren , Rob Herring , Mark Rutland , Russell King , linux-omap@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 03/17] ARM: dts: am335x: moxa-uc-2100-common: Replaced register offsets with defines Date: Fri, 12 Apr 2019 18:26:13 +0200 Message-Id: <20190412162627.24518-4-cquast@hanoverdisplays.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190412162627.24518-1-cquast@hanoverdisplays.com> References: <20190412162627.24518-1-cquast@hanoverdisplays.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit To: unlisted-recipients:; (no To-header on input) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The defines are taken from dt-bindings/pinctrl/am33xx.h Signed-off-by: Christina Quast --- .../boot/dts/am335x-moxa-uc-2100-common.dtsi | 42 +++++++++---------- 1 file changed, 21 insertions(+), 21 deletions(-) diff --git a/arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi b/arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi index 14f781953475..42579140c934 100644 --- a/arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi +++ b/arch/arm/boot/dts/am335x-moxa-uc-2100-common.dtsi @@ -33,54 +33,54 @@ i2c0_pins: pinmux_i2c0_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x988, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */ - AM33XX_IOPAD(0x98c, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */ + AM33XX_PADCONF(AM335X_PIN_I2C0_SDA, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_I2C0_SCL, PIN_INPUT_PULLUP, MUX_MODE0) >; }; push_button_pins: pinmux_push_button { pinctrl-single,pins = < - AM33XX_IOPAD(0x8e4, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_hsync.gpio2_23 */ + AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7) /* lcd_hsync.gpio2_23 */ >; }; uart0_pins: pinmux_uart0_pins { pinctrl-single,pins = < - AM33XX_IOPAD(0x970, PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */ - AM33XX_IOPAD(0x974, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */ + AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0) >; }; davinci_mdio_default: davinci_mdio_default { pinctrl-single,pins = < /* MDIO */ - AM33XX_IOPAD(0x948, PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */ - AM33XX_IOPAD(0x94c, PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */ + AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLUP | SLEWCTRL_FAST, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_MDC, PIN_OUTPUT_PULLUP, MUX_MODE0) >; }; mmc1_pins_default: pinmux_mmc1_pins { pinctrl-single,pins = < /* eMMC */ - AM33XX_IOPAD(0x800, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad12.mmc1_dat0 */ - AM33XX_IOPAD(0x804, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad13.mmc1_dat1 */ - AM33XX_IOPAD(0x808, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad14.mmc1_dat2 */ - AM33XX_IOPAD(0x80c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad15.mmc1_dat3 */ - AM33XX_IOPAD(0x810, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad8.mmc1_dat4 */ - AM33XX_IOPAD(0x814, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad9.mmc1_dat5 */ - AM33XX_IOPAD(0x818, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad10.mmc1_dat6 */ - AM33XX_IOPAD(0x81c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad11.mmc1_dat7 */ - AM33XX_IOPAD(0x884, PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn2.mmc1_cmd */ - AM33XX_IOPAD(0x880, PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn1.mmc1_clk */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD0, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad12.mmc1_dat0 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD1, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad13.mmc1_dat1 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD2, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad14.mmc1_dat2 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD3, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad15.mmc1_dat3 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD4, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad8.mmc1_dat4 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD5, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad9.mmc1_dat5 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD6, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad10.mmc1_dat6 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_AD7, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad11.mmc1_dat7 */ + AM33XX_PADCONF(AM335X_PIN_GPMC_CSN2, PIN_INPUT_PULLUP, MUX_MODE2) /* gpmc_csn2.mmc1_cmd */ + AM33XX_PADCONF(AM335X_PIN_GPMC_CSN1, PIN_INPUT_PULLUP, MUX_MODE2) /* gpmc_csn1.mmc1_clk */ >; }; spi0_pins: pinmux_spi0 { pinctrl-single,pins = < - AM33XX_IOPAD(0x950, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_sclk.spi0_sclk */ - AM33XX_IOPAD(0x95c, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_cs0.spi0_cs0 */ - AM33XX_IOPAD(0x954, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_d0.spi0_d0 */ - AM33XX_IOPAD(0x958, PIN_INPUT_PULLUP | MUX_MODE0) /* spi0_d1.spi0_d1 */ + AM33XX_PADCONF(AM335X_PIN_SPI0_SCLK, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_SPI0_CS0, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_SPI0_D0, PIN_INPUT_PULLUP, MUX_MODE0) + AM33XX_PADCONF(AM335X_PIN_SPI0_D1, PIN_INPUT_PULLUP, MUX_MODE0) >; }; }; -- 2.20.1