Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp2551228yba; Mon, 15 Apr 2019 14:13:18 -0700 (PDT) X-Google-Smtp-Source: APXvYqzLf7oJ+E41wYiox3Mt8uCZk9apasjVO+uxTfgS6jYMny9XUP7npx1nj0sl61tcmH9eq40c X-Received: by 2002:a17:902:988e:: with SMTP id s14mr75057410plp.167.1555362798452; Mon, 15 Apr 2019 14:13:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1555362798; cv=none; d=google.com; s=arc-20160816; b=iqR/2gXa8cIM3/+gYF5GQB3nmusInTaCUSyYx1r70xF0Tw68jAw/GIj0Ha1WzTu8hC mGA4AnYVqq1796Ya6fZNWlVDJU0TC9bjYN2PxU/M+gZxysnkuyDXDOSXImCiBGhEEL/N ukePxeQgxW8nhDPtKtOhIq9vBGCCsy5fYMkLgrH7H7tvBp1NnVMbleNQ97tUr6uOxybF 9hy2UE00zdsIhivnO6AfLKuLjSu14gZgBAe5W+QQcw171HEeGG22ktMxQq1NpMJraadM 50RavDmf7kPG7h+KVgtI3Jh34Bx0+8VG9M+pChigK7AbVSe6k0MehMZkF18Gtnxi58wp TJBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dmarc-filter:dkim-signature:dkim-signature; bh=1X2Pqx/0dSyp+O2PQiiJMKBksBKpILbn+ZfWkOexXTE=; b=bNyAgK51sYks5HcKR6W4cBAfQIfbSvsp9ApK9iD0AbH2yynkEmFsb9D5WG1IuS8riC 2jyibHhlnLW2uHHnpcqXMIBL04j2jCVmicAleEq1c8eBfe35tKgeVBqrLyzjYSY2M3jw IlAVNP9Z8g26cQJ/791IrVlJApbEA1KL6+Wr9d66413U09V8IBH5siEBcJeGFSoNsgtN UYTyrr/vdPTYREEWqc+OdhicsbZLDidyPSTNuXangt11vx+QVmdqgJG9mDSmArUslfey R43k+sqNnh4GjSMS6k0S3a3yFSZwycThzqxHrnP8GIenoHFmJH/Pv+MHF2uDwW2ZP7Be GbEg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=E8Owormv; dkim=pass header.i=@codeaurora.org header.s=default header.b="SY/rA5Lt"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z2si27454010pfz.143.2019.04.15.14.13.02; Mon, 15 Apr 2019 14:13:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=E8Owormv; dkim=pass header.i=@codeaurora.org header.s=default header.b="SY/rA5Lt"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727784AbfDOVLw (ORCPT + 99 others); Mon, 15 Apr 2019 17:11:52 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:45678 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726340AbfDOVLv (ORCPT ); Mon, 15 Apr 2019 17:11:51 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id D15A760A50; Mon, 15 Apr 2019 21:11:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1555362709; bh=1nuSGpfNsJ6A+CZ5UXuZf0BU8485BL5R6fbFQPfOB0U=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=E8OwormvZrUYApdbxE+Xa48p14SbHVgAjo92qO1NQjA4v3kI4pGdO5v0KTX33tKBe AqlZWfYxypc0/L4UZqApccb+9xJWikSeCql3xs8LzkPoN+OjV2rBLogzXCH5sy8tZB tZb/442kxKfy8EpFWNTF0Ib/E2AhE7u/eH0s/S/Q= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0 Received: from localhost (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: ilina@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 8931560A50; Mon, 15 Apr 2019 21:11:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1555362708; bh=1nuSGpfNsJ6A+CZ5UXuZf0BU8485BL5R6fbFQPfOB0U=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=SY/rA5Lt6GphKdWbwCaYy/Y5Fb7GOzEMX/pYgFtFRlaxjMzi+ExurDiSLXrwV5Ss9 Ej+YoxYE4sKkS1zM3JJE9TAQVfPDQKLtbxyadQc0h1T19C8XDlxSc5TvHNedb5O2fd afJ0/CKSP54zZjaPDsYHgJrUpCNGWeex2NOT+yGA= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 8931560A50 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilina@codeaurora.org Date: Mon, 15 Apr 2019 15:11:47 -0600 From: Lina Iyer To: Marc Zyngier Cc: swboyd@chromium.org, evgreen@chromium.org, linux-kernel@vger.kernel.org, rplsssn@codeaurora.org, linux-arm-msm@vger.kernel.org, thierry.reding@gmail.com, bjorn.andersson@linaro.org, dianders@chromium.org, linus.walleij@linaro.org, Rob Herring Subject: Re: [PATCH v4 03/10] of/irq: document properties for wakeup interrupt parent Message-ID: <20190415211147.GB16124@codeaurora.org> References: <20190313211844.29416-1-ilina@codeaurora.org> <20190313211844.29416-4-ilina@codeaurora.org> <20190318174236.072f0a95@why.wild-wind.fr.eu.org> <20190404155838.GD10883@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii; format=flowed Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.11.3 (2019-02-01) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Apr 15 2019 at 06:42 -0600, Marc Zyngier wrote: >On 04/04/2019 16:58, Lina Iyer wrote: >> On Mon, Mar 18 2019 at 11:54 -0600, Marc Zyngier wrote: >>> On Wed, 13 Mar 2019 15:18:37 -0600 >>> Lina Iyer wrote: >>> >>> Please do Cc Rob when posting DT related patches. >>> >>>> Some interrupt controllers in a SoC, are always powered on and have a >>>> select interrupts routed to them, so that they can wakeup the SoC from >>>> suspend. Add wakeup-parent DT property to refer to these interrupt >>>> controllers. >>>> >>>> If the interrupts routed to the wakeup parent are not sequential, than a >>>> map needs to exist to associate the same interrupt line on multiple >>>> interrupt controllers. Providing this map in every driver is cumbersome. >>>> Let's add this in the device tree and document the properties to map the >>>> interrupt specifiers >>>> >>>> Signed-off-by: Lina Iyer >>>> --- >>>> Changes in v4: >>>> - Added this documentation >>>> --- >>>> .../interrupt-controller/interrupts.txt | 39 +++++++++++++++++++ >>>> 1 file changed, 39 insertions(+) >>>> >>>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt b/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt >>>> index 8a3c40829899..917b598317f5 100644 >>>> --- a/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt >>>> +++ b/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt >>>> @@ -108,3 +108,42 @@ commonly used: >>>> sensitivity = <7>; >>>> }; >>>> }; >>>> + >>>> +3) Interrupt wakeup parent >>>> +-------------------------- >>>> + >>>> +Some interrupt controllers in a SoC, are always powered on and have a select >>>> +interrupts routed to them, so that they can wakeup the SoC from suspend. These >>>> +interrupt controllers do not fall into the category of a parent interrupt >>>> +controller and can be specified by the "wakeup-parent" property and contain a >>>> +single phandle referring to the wakeup capable interrupt controller. >>>> + >>>> + Example: >>>> + wakeup-parent = <&pdc_intc>; >>>> + >>>> + >>>> +4) Interrupt mapping >>>> +-------------------- >>>> + >>>> +Sometimes interrupts may be detected by more than one interrupt controller >>>> +(depending on which controller is active). The interrupt controllers may not >>>> +be in hierarchy and therefore the interrupt controller driver is required to >>>> +establish the relationship between the same interrupt at different interrupt >>>> +controllers. If these interrupts are not sequential then a map needs to be >>>> +specified to help identify these interrupts. >>>> + >>>> +Mapping the interrupt specifiers in the device tree can be done using the >>>> +"irqdomain-map" property. The property contains interrupt specifier at the >>>> +current interrupt controller followed by the interrupt specifier at the mapped >>>> +interrupt controller. >>>> + >>>> + irqdomain-map = >>>> + >>>> +The optional properties "irqdomain-map-mask" and "irqdomain-map-pass-thru" may >>>> +be provided to help interpret the valid bits of the incoming and mapped >>>> +interrupt specifiers respectively. >>>> + >>>> + Example: >>>> + irqdomain-map = <22 0 &intc 36 0>, <24 0 &intc 37 0>; >>>> + irqdomain-map-mask = <0xff 0>; >>>> + irqdomain-map-pass-thru = <0 0xff>; >>> >>> >>> This doesn't quite explain how the mask and pass-thru properties are >>> used. I guess that the mask is used to define the 'useful bits' on the >>> incoming side, but pass-thru puzzles me. In your example, does it mean >>> that incoming lines map to outgoing interrupt <0 0>? >>> >> Sorry about the late reply. >> >> How about this to go with the rest of the documentation - >> >> In the above example, the input interrupt specifier map-mask <0xff 0> applied >> on the incoming interrupt specifier of the map <22 0>, <24 0>, returns the >> input interrupt 22, 24 etc. The second argument being irq type is immaterial >> from the map and is used from the incoming request instead. The pass-thru >> specifier parses the output interrupt specifier from the rest of the unparsed >> argments from the map <&intc 36 0>, <&intc 37 0> etc to return the output >> interrupt 36, 37 etc. > >I think you need to add #interrupt-cells in your example, which is >otherwise hard to interpret. > Ok. Thanks, will add. --Lina