Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp3939880yba; Wed, 17 Apr 2019 00:49:58 -0700 (PDT) X-Google-Smtp-Source: APXvYqw3oQgMEvZFE1fj7en6hJLZz1cIWjXFX0WkDpFH4ib04ovs8r05zLvjgeuCCr4AfnOL8WL1 X-Received: by 2002:a17:902:9a83:: with SMTP id w3mr88531140plp.241.1555487398252; Wed, 17 Apr 2019 00:49:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1555487398; cv=none; d=google.com; s=arc-20160816; b=CfI9F1E8mUXmRWqxY3/HHPZanaSX4LQsNQ3aOl9P87coLNqnyid80JA4osyMey0HxG 9Twm5DB50AGQzSaD2WubZzyrD5sCLu5qoHyQcmEGsMlQSE4JauEfWyXFG5TQj9Rr/ZmI bWO+dP+kF2syPI5f+ycUv77u8bhS3th28lHwVSRa4lJ3qU+D2Fc18l+zUHJv2umSjRbj PstGg0b70dliIzlo38S7Wu+XI7dwsHf8xE/nzZ50JDqQ2hgl9y7OVQ1TQHk3QSYgMROS K1W8TWisrq0GXQ9WPdZ44EZlLJd+gCHbNkLlbtT/W5zKR/2llgtDbC5T1En2kAY1BMDw Zd7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=xhhktuNBSYIBonmmDZPJLzDE7/0Dr75VapNEo3Sreto=; b=O2COQnwVJmEUil4FOZ+p9+IIl6s4zbRAuHhJ/foAU+hrAsL+U7Taccwu45AzmgPSh6 w9cJYqN/A+OZgCgMrkhQZQi+HYhmzP8Wa/gDe67BKQK9HSIJhRb3xdKe83bzRBS37brT Qw38xPPsTphluR5Xe2JlVaMstF7wVpGb0zY8zxMLZBkU6H61b4Q5Dhql9e0DdO+Bq1rX wlMy97JJqlYFmYwPp9ejq27XNRHpYcOZxhRF1w5ylnpbrJHhez2FZSH107R3wsgudr/V /DgJhAeunAF/r3dGn4AywAYL4RcV6ANFNAnXMptvY1KAxZvBdL6BijfeOUy9Vm2F/PWQ PLyw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c1si52356695pla.240.2019.04.17.00.49.43; Wed, 17 Apr 2019 00:49:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731168AbfDQHrh (ORCPT + 99 others); Wed, 17 Apr 2019 03:47:37 -0400 Received: from mga12.intel.com ([192.55.52.136]:32728 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725848AbfDQHrh (ORCPT ); Wed, 17 Apr 2019 03:47:37 -0400 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga106.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 17 Apr 2019 00:47:36 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.60,361,1549958400"; d="scan'208";a="135042564" Received: from hao-dev.bj.intel.com (HELO localhost) ([10.238.157.65]) by orsmga008.jf.intel.com with ESMTP; 17 Apr 2019 00:47:32 -0700 Date: Wed, 17 Apr 2019 15:31:41 +0800 From: Wu Hao To: Moritz Fischer Cc: Alan Tull , linux-fpga@vger.kernel.org, linux-kernel , linux-api@vger.kernel.org, Luwei Kang , Xu Yilun Subject: Re: [PATCH 15/17] fpga: dfl: fme: add power management support Message-ID: <20190417073141.GA23258@hao-dev> References: <1553483264-5379-1-git-send-email-hao.wu@intel.com> <1553483264-5379-16-git-send-email-hao.wu@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Apr 12, 2019 at 02:05:21PM -0700, Moritz Fischer wrote: > Hi Hao, > > this looks suspiciously like a hwmon driver ;-) > > https://www.kernel.org/doc/Documentation/hwmon/hwmon-kernel-api.txt Hi Moritz, Thanks a lot for the suggestion, yes, agree, and patch for thermal management should be the similar case too. Let me see if i can make thermal / power management code to hwmon in the next version. : ) Hao > > Cheers, > Moritz > > > On Thu, Apr 11, 2019 at 1:08 PM Alan Tull wrote: > > > > On Sun, Mar 24, 2019 at 10:24 PM Wu Hao wrote: > > > > Hi Hao, > > > > > > > > This patch adds support for power management private feature under > > > FPGA Management Engine (FME), sysfs interfaces are introduced for > > > different power management functions, users could use these sysfs > > > interface to get current number of consumed power, throttling > > > > How about > > s/number/measurement/ > > ? > > > > > thresholds, threshold status and other information, and configure > > > different value for throttling thresholds too. > > > > > > Signed-off-by: Luwei Kang > > > Signed-off-by: Xu Yilun > > > Signed-off-by: Wu Hao > > > --- > > > Documentation/ABI/testing/sysfs-platform-dfl-fme | 56 +++++ > > > drivers/fpga/dfl-fme-main.c | 257 +++++++++++++++++++++++ > > > 2 files changed, 313 insertions(+) > > > > > > diff --git a/Documentation/ABI/testing/sysfs-platform-dfl-fme b/Documentation/ABI/testing/sysfs-platform-dfl-fme > > > index d3aeb88..4b6448f 100644 > > > --- a/Documentation/ABI/testing/sysfs-platform-dfl-fme > > > +++ b/Documentation/ABI/testing/sysfs-platform-dfl-fme > > > @@ -100,3 +100,59 @@ Description: Read-only. Read this file to get the policy of temperature > > > threshold1. It only supports two value (policy): > > > 0 - AP2 state (90% throttling) > > > 1 - AP1 state (50% throttling) > > > + > > > +What: /sys/bus/platform/devices/dfl-fme.0/power_mgmt/consumed > > > +Date: March 2019 > > > +KernelVersion: 5.2 > > > +Contact: Wu Hao > > > +Description: Read-only. It returns current power consumed by FPGA. > > > > What are the units? > > > > > + > > > +What: /sys/bus/platform/devices/dfl-fme.0/power_mgmt/threshold1 > > > +Date: March 2019 > > > +KernelVersion: 5.2 > > > +Contact: Wu Hao > > > +Description: Read-Write. Read/Write this file to get/set current power > > > + threshold1 in Watts. > > > > Perhaps document error codes here and for threshold2 below. > > > > > + > > > +What: /sys/bus/platform/devices/dfl-fme.0/power_mgmt/threshold2 > > > +Date: March 2019 > > > +KernelVersion: 5.2 > > > +Contact: Wu Hao > > > +Description: Read-Write. Read/Write this file to get/set current power > > > + threshold2 in Watts. > > > + > > > +What: /sys/bus/platform/devices/dfl-fme.0/power_mgmt/threshold1_status > > > +Date: March 2019 > > > +KernelVersion: 5.2 > > > +Contact: Wu Hao > > > +Description: Read-only. It returns 1 if power consumption reaches the > > > + threshold1, otherwise 0. > > > > I'm used to things like this requiring user to reset the status, so it > > may be worth making it explicit that it will return to zero if > > consumption drops below threshold if that's what's happening here. > > If it's correct, perhaps could just say something like 'returns 1 if > > power consumption is currently at or above threshold1, otherwise 0' > > > > > + > > > +What: /sys/bus/platform/devices/dfl-fme.0/power_mgmt/threshold2_status > > > +Date: March 2019 > > > +KernelVersion: 5.2 > > > +Contact: Wu Hao > > > +Description: Read-only. It returns 1 if power consumption reaches the > > > + threshold2, otherwise 0. > > > > Same here. > > > > > + > > > +What: /sys/bus/platform/devices/dfl-fme.0/power_mgmt/ltr > > > +Date: March 2019 > > > +KernelVersion: 5.2 > > > +Contact: Wu Hao > > > +Description: Read-only. Read this file to get current Latency Tolerance > > > + Reporting (ltr) value, it's only valid for integrated > > > + solution as it blocks CPU on low power state. > > > > If we're not on the integrated solution, it returns a value but it is > > not really real? > > > > > + > > > +What: /sys/bus/platform/devices/dfl-fme.0/power_mgmt/xeon_limit > > > +Date: March 2019 > > > +KernelVersion: 5.2 > > > +Contact: Wu Hao > > > +Description: Read-only. Read this file to get power limit for xeon, it > > > + is only valid for integrated solution. > > > + > > > +What: /sys/bus/platform/devices/dfl-fme.0/power_mgmt/fpga_limit > > > +Date: March 2019 > > > +KernelVersion: 5.2 > > > +Contact: Wu Hao > > > +Description: Read-only. Read this file to get power limit for fpga, it > > > + is only valid for integrated solution. > > > diff --git a/drivers/fpga/dfl-fme-main.c b/drivers/fpga/dfl-fme-main.c > > > index 449a17d..dafa6580 100644 > > > --- a/drivers/fpga/dfl-fme-main.c > > > +++ b/drivers/fpga/dfl-fme-main.c > > > @@ -415,6 +415,259 @@ static const struct dfl_feature_ops fme_thermal_mgmt_ops = { > > > .uinit = fme_thermal_mgmt_uinit, > > > }; > > > > > > +#define FME_PWR_STATUS 0x8 > > > +#define FME_LATENCY_TOLERANCE BIT_ULL(18) > > > +#define PWR_CONSUMED GENMASK_ULL(17, 0) > > > + > > > +#define FME_PWR_THRESHOLD 0x10 > > > +#define PWR_THRESHOLD1 GENMASK_ULL(6, 0) /* in Watts */ > > > +#define PWR_THRESHOLD2 GENMASK_ULL(14, 8) /* in Watts */ > > > +#define PWR_THRESHOLD_MAX 0x7f > > > +#define PWR_THRESHOLD1_STATUS BIT_ULL(16) > > > +#define PWR_THRESHOLD2_STATUS BIT_ULL(17) > > > + > > > +#define FME_PWR_XEON_LIMIT 0x18 > > > +#define XEON_PWR_LIMIT GENMASK_ULL(14, 0) > > > +#define XEON_PWR_EN BIT_ULL(15) > > > +#define FME_PWR_FPGA_LIMIT 0x20 > > > +#define FPGA_PWR_LIMIT GENMASK_ULL(14, 0) > > > +#define FPGA_PWR_EN BIT_ULL(15) > > > + > > > +#define POWER_ATTR(_name, _mode, _show, _store) \ > > > +struct device_attribute power_attr_##_name = \ > > > + __ATTR(_name, _mode, _show, _store) > > > + > > > +#define POWER_ATTR_RO(_name, _show) \ > > > + POWER_ATTR(_name, 0444, _show, NULL) > > > + > > > +#define POWER_ATTR_RW(_name, _show, _store) \ > > > + POWER_ATTR(_name, 0644, _show, _store) > > > > Are these #defines necessary? Seems like you could just use DEVICE_ATTR* > > > > > + > > > +static ssize_t pwr_consumed_show(struct device *dev, > > > + struct device_attribute *attr, char *buf) > > > +{ > > > + void __iomem *base; > > > + u64 v; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + v = readq(base + FME_PWR_STATUS); > > > + > > > + return scnprintf(buf, PAGE_SIZE, "%u\n", > > > + (unsigned int)FIELD_GET(PWR_CONSUMED, v)); > > > +} > > > +static POWER_ATTR_RO(consumed, pwr_consumed_show); > > > + > > > +static ssize_t pwr_threshold1_show(struct device *dev, > > > + struct device_attribute *attr, char *buf) > > > +{ > > > + void __iomem *base; > > > + u64 v; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + v = readq(base + FME_PWR_THRESHOLD); > > > + > > > + return scnprintf(buf, PAGE_SIZE, "%u\n", > > > + (unsigned int)FIELD_GET(PWR_THRESHOLD1, v)); > > > +} > > > + > > > +static ssize_t pwr_threshold1_store(struct device *dev, > > > + struct device_attribute *attr, > > > + const char *buf, size_t count) > > > +{ > > > + struct dfl_feature_platform_data *pdata = dev_get_platdata(dev); > > > + void __iomem *base; > > > + u8 threshold; > > > + int ret; > > > + u64 v; > > > + > > > + ret = kstrtou8(buf, 0, &threshold); > > > + if (ret) > > > + return ret; > > > + > > > + if (threshold > PWR_THRESHOLD_MAX) > > > + return -EINVAL; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + mutex_lock(&pdata->lock); > > > + v = readq(base + FME_PWR_THRESHOLD); > > > + v &= ~PWR_THRESHOLD1; > > > + v |= FIELD_PREP(PWR_THRESHOLD1, threshold); > > > + writeq(v, base + FME_PWR_THRESHOLD); > > > + mutex_unlock(&pdata->lock); > > > + > > > + return count; > > > +} > > > +static POWER_ATTR_RW(threshold1, pwr_threshold1_show, pwr_threshold1_store); > > > + > > > +static ssize_t pwr_threshold2_show(struct device *dev, > > > + struct device_attribute *attr, char *buf) > > > +{ > > > + void __iomem *base; > > > + u64 v; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + v = readq(base + FME_PWR_THRESHOLD); > > > + > > > + return scnprintf(buf, PAGE_SIZE, "%u\n", > > > + (unsigned int)FIELD_GET(PWR_THRESHOLD2, v)); > > > +} > > > + > > > +static ssize_t pwr_threshold2_store(struct device *dev, > > > + struct device_attribute *attr, > > > + const char *buf, size_t count) > > > +{ > > > + struct dfl_feature_platform_data *pdata = dev_get_platdata(dev); > > > + void __iomem *base; > > > + u8 threshold; > > > + int ret; > > > + u64 v; > > > + > > > + ret = kstrtou8(buf, 0, &threshold); > > > + if (ret) > > > + return ret; > > > + > > > + if (threshold > PWR_THRESHOLD_MAX) > > > + return -EINVAL; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + mutex_lock(&pdata->lock); > > > + v = readq(base + FME_PWR_THRESHOLD); > > > + v &= ~PWR_THRESHOLD2; > > > + v |= FIELD_PREP(PWR_THRESHOLD2, threshold); > > > + writeq(v, base + FME_PWR_THRESHOLD); > > > + mutex_unlock(&pdata->lock); > > > + > > > + return count; > > > +} > > > +static POWER_ATTR_RW(threshold2, pwr_threshold2_show, pwr_threshold2_store); > > > + > > > +static ssize_t pwr_threshold1_status_show(struct device *dev, > > > + struct device_attribute *attr, > > > + char *buf) > > > +{ > > > + void __iomem *base; > > > + u64 v; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + v = readq(base + FME_PWR_THRESHOLD); > > > + > > > + return scnprintf(buf, PAGE_SIZE, "%u\n", > > > + (unsigned int)FIELD_GET(PWR_THRESHOLD1_STATUS, v)); > > > +} > > > +static POWER_ATTR_RO(threshold1_status, pwr_threshold1_status_show); > > > + > > > +static ssize_t pwr_threshold2_status_show(struct device *dev, > > > + struct device_attribute *attr, > > > + char *buf) > > > +{ > > > + void __iomem *base; > > > + u64 v; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + v = readq(base + FME_PWR_THRESHOLD); > > > + > > > + return scnprintf(buf, PAGE_SIZE, "%u\n", > > > + (unsigned int)FIELD_GET(PWR_THRESHOLD2_STATUS, v)); > > > +} > > > +static POWER_ATTR_RO(threshold2_status, pwr_threshold2_status_show); > > > + > > > +static ssize_t ltr_show(struct device *dev, > > > + struct device_attribute *attr, char *buf) > > > +{ > > > + void __iomem *base; > > > + u64 v; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + v = readq(base + FME_PWR_STATUS); > > > + > > > + return scnprintf(buf, PAGE_SIZE, "%u\n", > > > + (unsigned int)FIELD_GET(FME_LATENCY_TOLERANCE, v)); > > > +} > > > +static POWER_ATTR_RO(ltr, ltr_show); > > > + > > > +static ssize_t xeon_limit_show(struct device *dev, > > > + struct device_attribute *attr, char *buf) > > > +{ > > > + void __iomem *base; > > > + u16 xeon_limit = 0; > > > + u64 v; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + v = readq(base + FME_PWR_XEON_LIMIT); > > > + > > > + if (FIELD_GET(XEON_PWR_EN, v)) > > > + xeon_limit = FIELD_GET(XEON_PWR_LIMIT, v); > > > + > > > + return scnprintf(buf, PAGE_SIZE, "%u\n", xeon_limit); > > > +} > > > +static POWER_ATTR_RO(xeon_limit, xeon_limit_show); > > > + > > > +static ssize_t fpga_limit_show(struct device *dev, > > > + struct device_attribute *attr, char *buf) > > > +{ > > > + void __iomem *base; > > > + u16 fpga_limit = 0; > > > + u64 v; > > > + > > > + base = dfl_get_feature_ioaddr_by_id(dev, FME_FEATURE_ID_POWER_MGMT); > > > + > > > + v = readq(base + FME_PWR_FPGA_LIMIT); > > > + > > > + if (FIELD_GET(FPGA_PWR_EN, v)) > > > + fpga_limit = FIELD_GET(FPGA_PWR_LIMIT, v); > > > + > > > + return scnprintf(buf, PAGE_SIZE, "%u\n", fpga_limit); > > > +} > > > +static POWER_ATTR_RO(fpga_limit, fpga_limit_show); > > > + > > > +static struct attribute *power_mgmt_attrs[] = { > > > + &power_attr_consumed.attr, > > > + &power_attr_threshold1.attr, > > > + &power_attr_threshold2.attr, > > > + &power_attr_threshold1_status.attr, > > > + &power_attr_threshold2_status.attr, > > > + &power_attr_xeon_limit.attr, > > > + &power_attr_fpga_limit.attr, > > > + &power_attr_ltr.attr, > > > > This is a nit, but I would expect to see these listed in the same > > order as their show/store functions above. So ltr_attr would come > > between threshold2_status_attr and xeon_limit_attr. > > > > > + NULL, > > > +}; > > > + > > > +static struct attribute_group power_mgmt_attr_group = { > > > + .attrs = power_mgmt_attrs, > > > + .name = "power_mgmt", > > > +}; > > > + > > > +static int fme_power_mgmt_init(struct platform_device *pdev, > > > + struct dfl_feature *feature) > > > +{ > > > + return sysfs_create_group(&pdev->dev.kobj, &power_mgmt_attr_group); > > > +} > > > + > > > +static void fme_power_mgmt_uinit(struct platform_device *pdev, > > > + struct dfl_feature *feature) > > > +{ > > > + sysfs_remove_group(&pdev->dev.kobj, &power_mgmt_attr_group); > > > +} > > > + > > > +static const struct dfl_feature_id fme_power_mgmt_id_table[] = { > > > + {.id = FME_FEATURE_ID_POWER_MGMT,}, > > > + {0,} > > > +}; > > > + > > > +static const struct dfl_feature_ops fme_power_mgmt_ops = { > > > + .init = fme_power_mgmt_init, > > > + .uinit = fme_power_mgmt_uinit, > > > +}; > > > + > > > static struct dfl_feature_driver fme_feature_drvs[] = { > > > { > > > .id_table = fme_hdr_id_table, > > > @@ -429,6 +682,10 @@ static struct dfl_feature_driver fme_feature_drvs[] = { > > > .ops = &fme_thermal_mgmt_ops, > > > }, > > > { > > > + .id_table = fme_power_mgmt_id_table, > > > + .ops = &fme_power_mgmt_ops, > > > + }, > > > + { > > > .ops = NULL, > > > }, > > > }; > > > -- > > > 2.7.4 > > > > > > > Thanks, > > Alan