Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp4107507yba; Wed, 17 Apr 2019 04:55:18 -0700 (PDT) X-Google-Smtp-Source: APXvYqwRDNDUMQ/WVew0/U8c0BS7K3dsu9ushfusPbYeQevkDAmGDYhuHYPViFHbW5NlNQwxZGzh X-Received: by 2002:a62:e304:: with SMTP id g4mr1623283pfh.71.1555502118807; Wed, 17 Apr 2019 04:55:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1555502118; cv=none; d=google.com; s=arc-20160816; b=DIxIQb4nDggxYejj1djdb5W0SjGcaevWBI+HL43uZSxDl6oTMTCgTXMHW1WA5MlXWT vOt+dhXgYR7GCpRt9kBAgmcjrPo6vLuRmXktaM9jY/uE5Gnk6HUUcIEsTf68Dzr5ZeDP fEeFAX0bo1UlhEC8KFYYLVDxgRvHPQLGU74A8WI4QUYYcCArsDZoFEgh2JwIWnKvTfE1 Me0b64L56Dde+04Hojzm0iTJR5uxfvccYHXMauIlHejEQjNsa13S16fT+YEXTUirLfgz Pog1WrDHOaXM23JeqhvWFueSMtOHrWmcETScWUCuMwS6PscVdqYbbeSV0Xuuua0FpvCE lkcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=XEQDkCpY/PzyxoyCI308RFbH4eCvr1tRVHhRvGwnLkA=; b=THsTJPnlcX6XV6hL+ETb8cvQwWPdJh9Aw3SLXyUy/CthqiZyeG18zIJJPqsIzQIQ0U gnRqENmsHD4F32bVD/or+bRl5RhrbfN9ltw8yvTppR2UYwFtYhzzhvJueIsBPxF39e19 i5cQ35uIj+KfRKZt970FJ01m8J9CSlOG+/YEpHkCv0A1KX2kmGIOJGmVL8qr8vbnBOo0 huzUbTtomLtIXkm1iwbXmDzHz6z+l2kbDvaJi+KI6+4k1HaogbIDtjddO4UDNt/rxqHn BKVpiLdAdKuWY7tWE7eXNHym63isZFg9hj6PPnYJ4nZCav0Ub+MtNMHJAKs5Hr01cPYl gLqw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p3si50821055pgr.382.2019.04.17.04.55.03; Wed, 17 Apr 2019 04:55:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731997AbfDQLyF (ORCPT + 99 others); Wed, 17 Apr 2019 07:54:05 -0400 Received: from foss.arm.com ([217.140.101.70]:43606 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729898AbfDQLyF (ORCPT ); Wed, 17 Apr 2019 07:54:05 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id AAE0A374; Wed, 17 Apr 2019 04:54:04 -0700 (PDT) Received: from [10.1.196.75] (e110467-lin.cambridge.arm.com [10.1.196.75]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 53A6F3F68F; Wed, 17 Apr 2019 04:54:03 -0700 (PDT) Subject: Re: [PATCH 12/21] dma-iommu: factor atomic pool allocations into helpers To: Christoph Hellwig Cc: Joerg Roedel , Catalin Marinas , Will Deacon , Tom Lendacky , iommu@lists.linux-foundation.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20190327080448.5500-1-hch@lst.de> <20190327080448.5500-13-hch@lst.de> <20190410061157.GA5278@lst.de> <20190417063358.GA24139@lst.de> From: Robin Murphy Message-ID: Date: Wed, 17 Apr 2019 12:54:01 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <20190417063358.GA24139@lst.de> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 17/04/2019 07:33, Christoph Hellwig wrote: > On Wed, Apr 10, 2019 at 08:11:57AM +0200, Christoph Hellwig wrote: >> On Tue, Apr 09, 2019 at 06:59:32PM +0100, Robin Murphy wrote: >>> On 27/03/2019 08:04, Christoph Hellwig wrote: >>>> This keeps the code together and will simplify compiling the code >>>> out on architectures that are always dma coherent. >>> >>> And this is where things take a turn in the direction I just can't get on >>> with - I'm looking at the final result and the twisty maze of little >>> disjoint helpers all overlapping each other in functionality is really >>> difficult to follow. And I would *much* rather have things rely on >>> compile-time constant optimisation than spend the future having to fix the >>> #ifdefed parts for arm64 whenever x86-centric changes fail to test them. >> >> Can you draft up a patch on top of my series to show me what you >> want? I can take care of finishing it up and moving the changes >> into the right patches in the series. > > Any chance to make some progress on this? Or at least a better > description of what you want? Heh, I did actually start writing a reply last night to apologise for the delay - I've been clearing the decks a bit so that I can sit down and actually concentrate on this (plus the PCI DT mask fix). That's now my plan for the rest of today :) Robin.