Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp317264yba; Sat, 20 Apr 2019 03:16:01 -0700 (PDT) X-Google-Smtp-Source: APXvYqwA6yDQvyUX2NIHE/wJZkj5lhg/8j1kJFp1n32JUZK/sBq2BnNy56PRu8FS+tMxbb637tOq X-Received: by 2002:a63:fc5a:: with SMTP id r26mr8022208pgk.97.1555755360989; Sat, 20 Apr 2019 03:16:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1555755360; cv=none; d=google.com; s=arc-20160816; b=SfaSdKFI9DzdItCHDtr4QXZXPrGU6ZLsE7sBxuCPVVnCI62jAwN8YmcsvcJaTUXIFD 3GptEppE6q1HsO3mkD2R6DOrj3kGeuvJ0ieSCfN54RSjznEQM4JvUAOVb16yqRFNEeFP yX+p0spnunjCLgFqa2Rxdp+l8zBmt4qvU1T0F7nHcM6GtRX48XmZoDrZJqKM0OvSDFYH UFsrBKsOQdbRcuF79m5RurlQqzDA8S9gPDg0myNXoFlHvdi4+vtuIep7A6wBe78de4oh bknjcGuIxRaeiykZwm9r9bJSMf9jW2j+TTnMRLig+FNS90V5c+Ymrkdr09FGx3D4kn9j T4MQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+EcleQFsjn9IyCJOG5f1Gabc1660ZJVaGPOaRYpHL6w=; b=qO5zyhaoogZf0Lt9lVZnpOvJeChkvssT79eNqnROq1mCVgzpw9AJP5qiwP8QCyzI29 Uhwa2ti4Tm/IBw/D+foIMwgFJ68QhYceg6hQjIE2N17+L1qfgIKJ8vNAikDzMEkmS/kM t/y2/+wIiXfmUnxbXlm2AxbV/uQ4J0JiBSmBrHhnpneEaK/Fgg3J5vhcKa5EDEHOHw4b BCbd5lFzp2upIXi/zYfkj2tRpn6Nd3T8W5iOoPdxgpvT9KKNN9kpJq5k+dAe+l+T0Wgr cWWN4oevBjP0MPy+LBdAWls78DgT33V48Os3l56mcxHNrYw96D+aA19rHBmJzhI7fIWx n7VA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="RGTr/tRe"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j37si7916141plb.219.2019.04.20.03.15.46; Sat, 20 Apr 2019 03:16:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="RGTr/tRe"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728315AbfDTKLy (ORCPT + 99 others); Sat, 20 Apr 2019 06:11:54 -0400 Received: from fllv0015.ext.ti.com ([198.47.19.141]:45844 "EHLO fllv0015.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728283AbfDTKLv (ORCPT ); Sat, 20 Apr 2019 06:11:51 -0400 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id x3KAB8Bf008006; Sat, 20 Apr 2019 05:11:08 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1555755068; bh=+EcleQFsjn9IyCJOG5f1Gabc1660ZJVaGPOaRYpHL6w=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=RGTr/tRefqmVcqrhA3Fx7XrdGYS9ae284jozniuy70kXQ2ooTx0oIt3dzZomqXgyV 36bOaBBpfRwDyud08QjNlGdV8Muuqot8fg30bjuwRUznc7l9goySH7qmKQHDY+YUkN 0u5iu6vB+k5QHPJssmdmekeGnqSXieRbp2M3kGn8= Received: from DFLE107.ent.ti.com (dfle107.ent.ti.com [10.64.6.28]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x3KAB8gt060541 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Sat, 20 Apr 2019 05:11:08 -0500 Received: from DFLE100.ent.ti.com (10.64.6.21) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5; Sat, 20 Apr 2019 05:11:07 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1713.5 via Frontend Transport; Sat, 20 Apr 2019 05:11:07 -0500 Received: from uda0131933.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id x3KAAHa1070234; Sat, 20 Apr 2019 05:11:03 -0500 From: Lokesh Vutla To: Marc Zyngier , Santosh Shilimkar , Rob Herring , Nishanth Menon , , CC: Linux ARM Mailing List , , Tero Kristo , Sekhar Nori , Tony Lindgren , , Peter Ujfalusi , Grygorii Strashko , Lokesh Vutla , Device Tree Mailing List Subject: [PATCH v7 10/14] dt-bindings: irqchip: Introduce TISCI Interrupt Aggregator bindings Date: Sat, 20 Apr 2019 15:39:46 +0530 Message-ID: <20190420100950.7997-11-lokeshvutla@ti.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190420100950.7997-1-lokeshvutla@ti.com> References: <20190420100950.7997-1-lokeshvutla@ti.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the DT binding documentation for Interrupt Aggregator driver. Signed-off-by: Lokesh Vutla --- Changes since v6: - None .../interrupt-controller/ti,sci-inta.txt | 66 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 67 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt b/Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt new file mode 100644 index 000000000000..7841cb099e13 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt @@ -0,0 +1,66 @@ +Texas Instruments K3 Interrupt Aggregator +========================================= + +The Interrupt Aggregator (INTA) provides a centralized machine +which handles the termination of system events to that they can +be coherently processed by the host(s) in the system. A maximum +of 64 events can be mapped to a single interrupt. + + + Interrupt Aggregator + +-----------------------------------------+ + | Intmap VINT | + | +--------------+ +------------+ | + m ------>| | vint | bit | | 0 |.....|63| vint0 | + . | +--------------+ +------------+ | +------+ + . | . . | | HOST | +Globalevents ------>| . . |------>| IRQ | + . | . . | | CTRL | + . | . . | +------+ + n ------>| +--------------+ +------------+ | + | | vint | bit | | 0 |.....|63| vintx | + | +--------------+ +------------+ | + | | + +-----------------------------------------+ + +Configuration of these Intmap registers that maps global events to vint is done +by a system controller (like the Device Memory and Security Controller on K3 +AM654 SoC). Driver should request the system controller to get the range +of global events and vints assigned to the requesting host. Management +of these requested resources should be handled by driver and requests +system controller to map specific global event to vint, bit pair. + +Communication between the host processor running an OS and the system +controller happens through a protocol called TI System Control Interface +(TISCI protocol). For more details refer: +Documentation/devicetree/bindings/arm/keystone/ti,sci.txt + +TISCI Interrupt Aggregator Node: +------------------------------- +- compatible: Must be "ti,sci-inta". +- reg: Should contain registers location and length. +- interrupt-controller: Identifies the node as an interrupt controller +- msi-controller: Identifies the node as an MSI controller. +- interrupt-parent: phandle of irq parent. +- ti,sci: Phandle to TI-SCI compatible System controller node. +- ti,sci-dev-id: TISCI device ID of the Interrupt Aggregator. +- ti,sci-rm-range-vint: Array of TISCI subtype ids representing vints(inta + outputs) range within this INTA, assigned to the + requesting host context. +- ti,sci-rm-range-global-event: Array of TISCI subtype ids representing the + global events range reaching this IA and are assigned + to the requesting host context. + +Example: +-------- +main_udmass_inta: interrupt-controller@33d00000 { + compatible = "ti,sci-inta"; + reg = <0x0 0x33d00000 0x0 0x100000>; + interrupt-controller; + msi-controller; + interrupt-parent = <&main_navss_intr>; + ti,sci = <&dmsc>; + ti,sci-dev-id = <179>; + ti,sci-rm-range-vint = <0x0>; + ti,sci-rm-range-global-event = <0x1>; +}; diff --git a/MAINTAINERS b/MAINTAINERS index 63851f106b5c..461db0a8233f 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15350,6 +15350,7 @@ F: Documentation/devicetree/bindings/clock/ti,sci-clk.txt F: drivers/clk/keystone/sci-clk.c F: drivers/reset/reset-ti-sci.c F: Documentation/devicetree/bindings/interrupt-controller/ti,sci-intr.txt +F: Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt F: drivers/irqchip/irq-ti-sci-intr.c Texas Instruments ASoC drivers -- 2.21.0