Date: Mon, 10 Jan 2005 16:00:50 -0800
From: Deepak Saxena <dsaxena@plexity.net>
To: Slade Maurer <smaurer@teja.com>
Cc: Dave <dave.jiang@gmail.com>, linux-kernel@vger.kernel.org,
       torvalds@osdl.org, linux@arm.linux.org.uk, drew.moseley@intel.com
Subject: Re: clean way to support >32bit addr on 32bit CPU
Message-ID: <20050111000050.GA7958@plexity.net>
Reply-To: dsaxena@plexity.net
References: <8746466a050110153479954fd2@mail.gmail.com> <41E3176F.6000809@teja.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <41E3176F.6000809@teja.com>
Organization: Plexity Networks
User-Agent: Mutt/1.5.5.1+cvs20040105i
Sender: linux-kernel-owner@vger.kernel.org
Content-Length: 855
Lines: 21

On Jan 10 2005, at 16:01, Slade Maurer was caught saying:
> Also, it would be nice to have PTEs to represent the upper 4GB such that 
> it can be mmapped to user space. PAE handled this in and it would be 
> great to have it in ARM MMU36 as well.

Not doable. I believe PAE allows for normal 4K pages to be used when
mapping > 32-bits. XSC3 and ARMv6 only allow for > 32 bit addresses 
when using 16MB pages (supersections), so we need to instead use
the hugetlb approach.

~Deepak

-- 
Deepak Saxena - dsaxena@plexity.net - http://www.plexity.net

If you complain once more, you'll meet an army of me. - Bjork
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/