Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp3320105yba;
        Tue, 23 Apr 2019 01:29:11 -0700 (PDT)
X-Google-Smtp-Source: APXvYqxqbD9qtiSiTMfIO5VqAq6KdikV6ygE7hlGDx+7O0pj5DrAHXwARCKdg9hjtutb2r/+YspF
X-Received: by 2002:a65:6282:: with SMTP id f2mr1511947pgv.152.1556008151562;
        Tue, 23 Apr 2019 01:29:11 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1556008151; cv=none;
        d=google.com; s=arc-20160816;
        b=cZCRhvw7xKKHgom0OTkbjININkMD69w1yfrHc7lLzRyk3mTjGjfw63n41aCxv5CNcu
         wpANDqZZad9qVwbxfw45z4qk31sy3Q18V5VdtLiJsFtskhMvGhTbSAErJdko/UfkpwhJ
         odWbqn+/C1dh6WLNd7s5rgth/3D7QeR8DivqCYtFnUmJZZMiBVct5pVpTvUgNAkH00ZV
         9JlPWzr+QEwnQ6RpPRfzc3o+wxtdZ6E+uGY5xzIEMJFvHwfnyBrbPaiO9jTo1QiSUgMk
         lzqHwtrMPCaBfYW81oSTzd5QxlOYHawV0+LLIM9Ow3I648bw7HzBp776mTzxM1+52mhu
         2ktg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=s9FKB/UlKWlI0QtiVbZWlB/Un1zxv2S8d6/ZljlgP0E=;
        b=UrtDMWgHU1+OLZggTVbRiFVLnw/9REgxVq1M2JUfnQqhP39UQHXD2REPdpNn5cXko3
         rXIMLzuIKAP1yM3teMnRRSD5vVjDI/BnIDug0KU1VJe4FCHqZQ1Y34Y1GSjPjYOtIBQF
         1x5Ads9PE7fIQ6aIWSj+/6Flv1l4KRKVscJKgf9nQruMfbAx3vNkzI4QOQIeE72Mg7aC
         cZgy4dTV1Tx9UmugGqlXqMXoIaVRnWWQR6GJG4sJywhnn1JIwERnxO+bV31OissgCLGH
         iMGqOjAu+Jmpc7XA4w1ey0B4QXEWEQDm3okXCfzsCaSINsrbncJpIfmc3wqHRb2LeqcH
         p5KQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=jjVJXoOu;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id d33si9434957pla.345.2019.04.23.01.28.56;
        Tue, 23 Apr 2019 01:29:11 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=jjVJXoOu;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726769AbfDWI1z (ORCPT <rfc822;mailist1go@gmail.com>
        + 99 others); Tue, 23 Apr 2019 04:27:55 -0400
Received: from hqemgate14.nvidia.com ([216.228.121.143]:3376 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726643AbfDWI1y (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 23 Apr 2019 04:27:54 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5cbecc8f0001>; Tue, 23 Apr 2019 01:27:59 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 23 Apr 2019 01:27:53 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 23 Apr 2019 01:27:53 -0700
Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL106.nvidia.com
 (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 23 Apr
 2019 08:27:52 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Tue, 23 Apr 2019 08:27:52 +0000
Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5cbecc830000>; Tue, 23 Apr 2019 01:27:52 -0700
From:   Vidya Sagar <vidyas@nvidia.com>
To:     <lorenzo.pieralisi@arm.com>, <bhelgaas@google.com>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <kishon@ti.com>, <catalin.marinas@arm.com>, <will.deacon@arm.com>,
        <jingoohan1@gmail.com>, <gustavo.pimentel@synopsys.com>
CC:     <mperttunen@nvidia.com>, <linux-pci@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <kthota@nvidia.com>,
        <mmaddireddy@nvidia.com>, <vidyas@nvidia.com>, <sagar.tv@gmail.com>
Subject: [PATCH V4 02/16] PCI/PME: Export pcie_pme_disable_msi() & pcie_pme_no_msi() APIs
Date:   Tue, 23 Apr 2019 13:57:16 +0530
Message-ID: <20190423082730.370-3-vidyas@nvidia.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20190423082730.370-1-vidyas@nvidia.com>
References: <20190423082730.370-1-vidyas@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1556008079; bh=s9FKB/UlKWlI0QtiVbZWlB/Un1zxv2S8d6/ZljlgP0E=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=jjVJXoOu1ZWESRPP8WvVd7KUalLA+wk1pPRmOSiBryeLE5j1q6+5iHMXeZvPa9trU
         97s2Ve2PROxIaxY9UDKfzjbKeBcOQvad596aifld6QedZgXEc8CIJVtX/muECagxkE
         fX1gSue4YQt+wo7sDWJy30RYVX9MUd2wouuMQS3rJJ1KdIDr+fYnuY5VDV2ro193ZJ
         7cfeWhmfYPkzzH6xbUmtX2PlCZzksNnBUIAvXgNSHf7kTuN/7fGVV/FfhclBVOxj6d
         Fl9pi3tMduAG5+my+zGv/am/mSjGTaZklg7zRJ07NDk2SS/zAZvczyX8JbgoL4Cr8P
         9fOr6+Ds2esiQ==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Export pcie_pme_disable_msi() & pcie_pme_no_msi() APIs to enable drivers
using this API be able to build as loadable modules.

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
---
Changes from [v3]:
* None

Changes from [v2]:
* Exported pcie_pme_no_msi() API after making pcie_pme_msi_disabled a static

Changes from [v1]:
* This is a new patch in v2 series

 drivers/pci/pcie/pme.c     | 14 +++++++++++++-
 drivers/pci/pcie/portdrv.h | 16 +++-------------
 2 files changed, 16 insertions(+), 14 deletions(-)

diff --git a/drivers/pci/pcie/pme.c b/drivers/pci/pcie/pme.c
index 54d593d10396..d5e0ea4a62fc 100644
--- a/drivers/pci/pcie/pme.c
+++ b/drivers/pci/pcie/pme.c
@@ -25,7 +25,19 @@
  * that using MSI for PCIe PME signaling doesn't play well with PCIe PME-based
  * wake-up from system sleep states.
  */
-bool pcie_pme_msi_disabled;
+static bool pcie_pme_msi_disabled;
+
+void pcie_pme_disable_msi(void)
+{
+	pcie_pme_msi_disabled = true;
+}
+EXPORT_SYMBOL_GPL(pcie_pme_disable_msi);
+
+bool pcie_pme_no_msi(void)
+{
+	return pcie_pme_msi_disabled;
+}
+EXPORT_SYMBOL_GPL(pcie_pme_no_msi);
 
 static int __init pcie_pme_setup(char *str)
 {
diff --git a/drivers/pci/pcie/portdrv.h b/drivers/pci/pcie/portdrv.h
index 1d50dc58ac40..7c8c3da4bd58 100644
--- a/drivers/pci/pcie/portdrv.h
+++ b/drivers/pci/pcie/portdrv.h
@@ -125,22 +125,12 @@ void pcie_port_bus_unregister(void);
 struct pci_dev;
 
 #ifdef CONFIG_PCIE_PME
-extern bool pcie_pme_msi_disabled;
-
-static inline void pcie_pme_disable_msi(void)
-{
-	pcie_pme_msi_disabled = true;
-}
-
-static inline bool pcie_pme_no_msi(void)
-{
-	return pcie_pme_msi_disabled;
-}
-
+void pcie_pme_disable_msi(void);
+bool pcie_pme_no_msi(void);
 void pcie_pme_interrupt_enable(struct pci_dev *dev, bool enable);
 #else /* !CONFIG_PCIE_PME */
 static inline void pcie_pme_disable_msi(void) {}
-static inline bool pcie_pme_no_msi(void) { return false; }
+static inline bool pcie_pme_no_msi(void) {}
 static inline void pcie_pme_interrupt_enable(struct pci_dev *dev, bool en) {}
 #endif /* !CONFIG_PCIE_PME */
 
-- 
2.17.1