Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp3321415yba;
        Tue, 23 Apr 2019 01:30:55 -0700 (PDT)
X-Google-Smtp-Source: APXvYqylYBdncnVTrR9IjABzA924K6DFnzlykEcfG4OTkQ5gVwovcsMszGuo8JWfAU0GxC7nOUCK
X-Received: by 2002:a63:201c:: with SMTP id g28mr9523871pgg.39.1556008255073;
        Tue, 23 Apr 2019 01:30:55 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1556008255; cv=none;
        d=google.com; s=arc-20160816;
        b=X1seGVtujO6abAfAB3KNVM9ycaeBOFvFNjwHdfbxfgOsbp7IoW2sLP0URAuP+xXwc1
         eQ/iq9yahAgqZc4MchOwkKHP+FSME9s4Bv5e1ClXic79lIfyOXrXdg/6XT8MAgAd+O3p
         ZZYtHvlyLxfZzBBH52aDRrbcKdR5DJWrgmmR7O+dxlc5JrFyUHvjU+Oec/EAq8skHpQs
         DaZXCbZx15X+HFQyWYm7I+NmhQnQDAiqHF3qyFCYPRjyQvXBEV+jhFuReEa76YUC4BRq
         T8dYtczLKo3sXjKiexH/dAG6Gyzs2AUAq1+kXu5rAvTaw5lrL1ecgEKhqRYeBGl61Z48
         tdqw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=HO+CfHRDX3D2EKPklJ3dnykEtUZOrzqUHmJ7IKHaSXI=;
        b=s8HV39UFLmP1f9Jn2hp8OE1kQZmChtId6GExlDZyuxWj/mvyuxRoEkEljisSB/kKDG
         gUkdiw3NcgoVCGyJSFBe7UCya2lSQ4djSFJyNQUxg0ggsRi2Sd4JdKNngIvW6dCdLTpH
         NSOxwpRD766iikc69l5q8n3tOK+yqovyD7pyumXUxfD7t0BZqlywsu5+nXVqpBc633vz
         clX+5LWfQ6f0S3wIB2VIaqR/gSObkZWSydsU7HraxMn5IpDRnYQuYpF6BogoicqTR30d
         CEyxhj8p1kir3BUn/btLyNDLtZ3h4l8QUS+9JiNwH0wsHzmCtSt6jOu6siytjt1jeMlz
         hJ7w==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=esoqlMdN;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id o70si15507715pfa.33.2019.04.23.01.30.39;
        Tue, 23 Apr 2019 01:30:55 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=esoqlMdN;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727229AbfDWI3N (ORCPT <rfc822;mailist1go@gmail.com>
        + 99 others); Tue, 23 Apr 2019 04:29:13 -0400
Received: from hqemgate14.nvidia.com ([216.228.121.143]:3483 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725888AbfDWI3I (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 23 Apr 2019 04:29:08 -0400
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5cbeccd90000>; Tue, 23 Apr 2019 01:29:13 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Tue, 23 Apr 2019 01:29:07 -0700
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Tue, 23 Apr 2019 01:29:07 -0700
Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 23 Apr
 2019 08:29:07 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Tue, 23 Apr 2019 08:29:07 +0000
Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5cbecccd0002>; Tue, 23 Apr 2019 01:29:06 -0700
From:   Vidya Sagar <vidyas@nvidia.com>
To:     <lorenzo.pieralisi@arm.com>, <bhelgaas@google.com>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <kishon@ti.com>, <catalin.marinas@arm.com>, <will.deacon@arm.com>,
        <jingoohan1@gmail.com>, <gustavo.pimentel@synopsys.com>
CC:     <mperttunen@nvidia.com>, <linux-pci@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <kthota@nvidia.com>,
        <mmaddireddy@nvidia.com>, <vidyas@nvidia.com>, <sagar.tv@gmail.com>
Subject: [PATCH V4 13/16] arm64: tegra: Enable PCIe slots in P2972-0000 board
Date:   Tue, 23 Apr 2019 13:57:27 +0530
Message-ID: <20190423082730.370-14-vidyas@nvidia.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20190423082730.370-1-vidyas@nvidia.com>
References: <20190423082730.370-1-vidyas@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1556008153; bh=HO+CfHRDX3D2EKPklJ3dnykEtUZOrzqUHmJ7IKHaSXI=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=esoqlMdNymdhAca60WbO+Q92TXtxd6qKdGj6uxXfPLZXSjXHFD8aN5nU3ka0vtkBI
         SVyl8f2NUIL+hUuwIcCiNcJr9qHrOWcp85Eez5Sb339DSrEVISOsSIAAOxyO8rahoA
         X3HwiUKoq5bEW3TWJl0bbFZw7vNpSPPFQFsZ/tMHmlkcmpc9u8VQMSFUSMO4NBXtHA
         Wxy0Ytm5KEnVhIgFpmR/aUG4eORYE4OS0ASD3t3EdcPYRkHID6DC0pVNqG7zJJSC/5
         Mr4hXHGzdavy2cCB5Dt/ohWuKG6VPrzLP1ydmOoPJaMmIq8uIiwU024o4BukmRDgP1
         5Ggs+XAiTLS0A==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Enable PCIe controller nodes to enable respective PCIe slots on
P2972-0000 board. Following is the ownership of slots by different
PCIe controllers.
Controller-0 : M.2 Key-M slot
Controller-1 : On-board Marvell eSATA controller
Controller-3 : M.2 Key-E slot

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
---
Changes since [v3]:
* None

Changes since [v2]:
* Changed P2U label names to reflect new format that includes 'hsio'/'nvhs'
  strings to reflect UPHY brick they belong to

Changes since [v1]:
* Dropped 'pcie-' from phy-names property strings

 .../arm64/boot/dts/nvidia/tegra194-p2888.dtsi |  2 +-
 .../boot/dts/nvidia/tegra194-p2972-0000.dts   | 41 +++++++++++++++++++
 2 files changed, 42 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi b/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi
index 0fd5bd29fbf9..30a83d4c5b69 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi
@@ -191,7 +191,7 @@
 						regulator-boot-on;
 					};
 
-					sd3 {
+					vdd_1v8ao: sd3 {
 						regulator-name = "VDD_1V8AO";
 						regulator-min-microvolt = <1800000>;
 						regulator-max-microvolt = <1800000>;
diff --git a/arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts b/arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts
index b62e96945846..7411c64e24a6 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts
+++ b/arch/arm64/boot/dts/nvidia/tegra194-p2972-0000.dts
@@ -169,4 +169,45 @@
 			};
 		};
 	};
+
+	pcie@14180000 {
+		status = "okay";
+
+		vddio-pex-ctl-supply = <&vdd_1v8ao>;
+
+		phys = <&p2u_hsio_2>, <&p2u_hsio_3>, <&p2u_hsio_4>,
+		       <&p2u_hsio_5>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3";
+	};
+
+	pcie@14100000 {
+		status = "okay";
+
+		vddio-pex-ctl-supply = <&vdd_1v8ao>;
+
+		phys = <&p2u_hsio_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@14140000 {
+		status = "okay";
+
+		vddio-pex-ctl-supply = <&vdd_1v8ao>;
+
+		phys = <&p2u_hsio_7>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@141a0000 {
+		status = "disabled";
+
+		vddio-pex-ctl-supply = <&vdd_1v8ao>;
+
+		phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
+		       <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
+		       <&p2u_nvhs_6>, <&p2u_nvhs_7>;
+
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
 };
-- 
2.17.1