Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp180033yba;
        Tue, 23 Apr 2019 22:23:55 -0700 (PDT)
X-Google-Smtp-Source: APXvYqzODSkIYF0Xf/HUI766o+q/noWwrKSjU6pQQcLBduLDamTCDDlQ08VN32vCaN69RkHDyiS8
X-Received: by 2002:a65:6105:: with SMTP id z5mr29040827pgu.378.1556083435149;
        Tue, 23 Apr 2019 22:23:55 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1556083435; cv=none;
        d=google.com; s=arc-20160816;
        b=SzVfTK6zWCqQkJQxevxs4nVVhdWvxcoVxc9FJT0HvRzVUBOdIhXvz0u1xL7s8eGw1v
         aS46VpX37W0VQkFLYIRCJKjZ1rtgvYE2XAJmb+k8HHGuYfniAzoXAKcPIJQp51T7lvDW
         yhjf3DqXfEvuOI0c074KUgiDdNDX/Z1NBBff3j9xfS0RpzLNlpoBmy7CxBxeJo+0+OSO
         Dopuh1ZQmCFVUszkkRYHCsAS5LrF2ApjpBk0aP20nA3p861Qx3RW/sWQAJLG00perEWe
         6EMTS3S3vwK2LzlmOufWQMtqf0ao2kXnSPVonk+BQ42rZnsHHY/u0ZImhVBSxMH5SwuM
         rGaw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=WLUChc2FuGiorsmzkb0+6VCcYpdT7TpWjfLjimgggiw=;
        b=Bn89+6Y/IQOYPgOoSs3d465bHaZbcozlGScoaeSvt2VNPidQgYozeovW7zGSoH130P
         JpN96xLrreOAFvMySyITXsgCvNDeYYESNoMjcfRAQYpXrGfXT3xYX2NOs3LWiNkiiV0i
         a/ppg68XGxNn6oBPmv6FDCAnJM1H3K1la138aT0f7uKB+FxT+seVGBb/sGkQivgbvcXT
         8cSUbVCqTZaMNAwB2gKlYEQV8FPBu6kzbL7Vv5qr9QX6vw6IJbkZ2iqI3b7zENJi4MtZ
         cm5zAz5svPvau08Jiwu51+jRyCORllDVu0ukO59qnUZyxoo4EU9yXUSgNwE5TiORF1UY
         sm6A==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=cuFvO4Wi;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id g7si16130379pgc.313.2019.04.23.22.23.40;
        Tue, 23 Apr 2019 22:23:55 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=cuFvO4Wi;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729602AbfDXFWH (ORCPT <rfc822;rao.subba.venkata@gmail.com>
        + 99 others); Wed, 24 Apr 2019 01:22:07 -0400
Received: from hqemgate16.nvidia.com ([216.228.121.65]:18432 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726232AbfDXFWG (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 24 Apr 2019 01:22:06 -0400
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5cbff27a0001>; Tue, 23 Apr 2019 22:22:03 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Tue, 23 Apr 2019 22:22:06 -0700
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Tue, 23 Apr 2019 22:22:06 -0700
Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL103.nvidia.com
 (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 24 Apr
 2019 05:22:05 +0000
Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Wed, 24 Apr 2019 05:22:05 +0000
Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5cbff2760000>; Tue, 23 Apr 2019 22:22:04 -0700
From:   Vidya Sagar <vidyas@nvidia.com>
To:     <lorenzo.pieralisi@arm.com>, <bhelgaas@google.com>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <kishon@ti.com>, <catalin.marinas@arm.com>, <will.deacon@arm.com>,
        <jingoohan1@gmail.com>, <gustavo.pimentel@synopsys.com>
CC:     <mperttunen@nvidia.com>, <linux-pci@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <kthota@nvidia.com>,
        <mmaddireddy@nvidia.com>, <vidyas@nvidia.com>, <sagar.tv@gmail.com>
Subject: [PATCH V5 08/16] PCI: dwc: Add support to enable CDM register check
Date:   Wed, 24 Apr 2019 10:49:56 +0530
Message-ID: <20190424052004.6270-9-vidyas@nvidia.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20190424052004.6270-1-vidyas@nvidia.com>
References: <20190424052004.6270-1-vidyas@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1556083323; bh=WLUChc2FuGiorsmzkb0+6VCcYpdT7TpWjfLjimgggiw=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=cuFvO4WirVd9xRdcuWnRUvWBKKyMhOBviFtn5BkuIH5rz1j27goauEAGHcRZ3C3nO
         iA7M+hwQOPGAeD+4YmXzt8pV0VZzTomABxkyYFXpmyf9E677mgDAxGajNqZkdwZwix
         h3WQBr8dzXvsMXjbTN3gwDouNW1Zu6kjsP/3wEUVKVXzrKM5X/cC1947mF05uGylR6
         HG23zR9XZctDIUCwLmevADNzZgtxt7y9/BxhQaUHjQT0cjy69u1/c08MzREaH0URRE
         iBTMZp5ErXihjQqoAaxHIuzHkOmPf+qnoQdnQ8i7mAirahx02s7+0YR74YFGeZgrqG
         +Z0chn0u/fZ/g==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add support to enable CDM (Configuration Dependent Module) register check
for any data corruption based on the device-tree flag 'enable-cdm-check'.

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Acked-by: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
---
Changes since [v4]:
* None

Changes since [v3]:
* None

Changes since [v2]:
* Changed code and commit description to reflect change in flag from
  'cdm-check' to 'enable-cdm-check'

Changes since [v1]:
* This is a new patch in v2 series

 drivers/pci/controller/dwc/pcie-designware.c | 7 +++++++
 drivers/pci/controller/dwc/pcie-designware.h | 9 +++++++++
 2 files changed, 16 insertions(+)

diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c
index 417ee51ae502..535b72292f53 100644
--- a/drivers/pci/controller/dwc/pcie-designware.c
+++ b/drivers/pci/controller/dwc/pcie-designware.c
@@ -561,4 +561,11 @@ void dw_pcie_setup(struct dw_pcie *pci)
 		break;
 	}
 	dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, val);
+
+	if (of_property_read_bool(np, "enable-cdm-check")) {
+		val = dw_pcie_readl_dbi(pci, PCIE_PL_CHK_REG_CONTROL_STATUS);
+		val |= PCIE_PL_CHK_REG_CHK_REG_CONTINUOUS |
+		       PCIE_PL_CHK_REG_CHK_REG_START;
+		dw_pcie_writel_dbi(pci, PCIE_PL_CHK_REG_CONTROL_STATUS, val);
+	}
 }
diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
index 67307842e003..0b3323932fed 100644
--- a/drivers/pci/controller/dwc/pcie-designware.h
+++ b/drivers/pci/controller/dwc/pcie-designware.h
@@ -83,6 +83,15 @@
 #define PCIE_MISC_CONTROL_1_OFF		0x8BC
 #define PCIE_DBI_RO_WR_EN		BIT(0)
 
+#define PCIE_PL_CHK_REG_CONTROL_STATUS			0xB20
+#define PCIE_PL_CHK_REG_CHK_REG_START			BIT(0)
+#define PCIE_PL_CHK_REG_CHK_REG_CONTINUOUS		BIT(1)
+#define PCIE_PL_CHK_REG_CHK_REG_COMPARISON_ERROR	BIT(16)
+#define PCIE_PL_CHK_REG_CHK_REG_LOGIC_ERROR		BIT(17)
+#define PCIE_PL_CHK_REG_CHK_REG_COMPLETE		BIT(18)
+
+#define PCIE_PL_CHK_REG_ERR_ADDR			0xB28
+
 /*
  * iATU Unroll-specific register definitions
  * From 4.80 core version the address translation will be made by unroll
-- 
2.17.1