Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp180142yba; Tue, 23 Apr 2019 22:24:04 -0700 (PDT) X-Google-Smtp-Source: APXvYqyMoe8vIsjcFVdJD2YefuwcUhIJS67csgnX/CXrwbsPOdsgeu3gBLLb+ixitt3YQZRF7u6f X-Received: by 2002:a63:cc0c:: with SMTP id x12mr27797161pgf.336.1556083443968; Tue, 23 Apr 2019 22:24:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556083443; cv=none; d=google.com; s=arc-20160816; b=WsZLW8Uo6eniwRT0sh2qUyxW4yS7bEDwGvp0zCWeUi7JRWBzZSuWMfQf/QdfnhpTUG gu052cgC0dRCyOM1HkQYW/RUHpQ4w1M4DhkeuGLxgFyQ8xxK2XlgJCIdxmlWUXPOPuSF 4hXISJxMF50uU31l/bl5WObwufKQpAVs4MV1zGfTK8xLCNQBO/gQUMjkR+iTg3AYjHy2 gSvkxe0NqWlgZkw7i2L/MStDUe0/Q78zmQSXC5j9p7AlI7YTjKGDSoV3XyPNQLMIkxRc LRU5PMsy65XI2hu5W+lFuD09oLoXhU1x8mFaXHNr1ZBbGi7h71U/NBXnl64UfH6WuYPe tt7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=nwv6D3LhBM3GJgrGNF+Yy78OUg2Wgm+V0DaFe600sFc=; b=ayYiujPoX8ejL2PSPR1Z+OibpMv+hUbjwh1hmcW2xqfX9FIrKyzhlwxbxYqLZ8dZWO 4aJFu3W+zVCxxBVr3Hek8fMz5p5D1AEXRALgvI/MOpUBbtRAyDZ2f43k856VqAyD0dmT A2iWusMwV8ZSHoTsvGkVPPHidc1YJA+hcK+z0XyCHrGVMXXqFcj37Bmp4fG1l911n6kw EAevqTN5kYq3Zu5cH5qHjwaxIlOlB3lb6419y70cwRoi1aiyt4ob7HY7DPtTnYs+eabl BcMCM3wbiv9rsRlGaFsPSf8woat5EdNjvbvrf3TNP9DFugmxSA53txiR2mvVZ+YQg6bN Xj0g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=V4vVCqtE; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g20si18441881pfh.226.2019.04.23.22.23.49; Tue, 23 Apr 2019 22:24:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=V4vVCqtE; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729535AbfDXFV1 (ORCPT + 99 others); Wed, 24 Apr 2019 01:21:27 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:6649 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725919AbfDXFV1 (ORCPT ); Wed, 24 Apr 2019 01:21:27 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 23 Apr 2019 22:21:01 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Tue, 23 Apr 2019 22:21:26 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Tue, 23 Apr 2019 22:21:26 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL103.nvidia.com (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 24 Apr 2019 05:21:26 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Wed, 24 Apr 2019 05:21:26 +0000 Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 23 Apr 2019 22:21:24 -0700 From: Vidya Sagar To: , , , , , , , , , , CC: , , , , , , , , , Subject: [PATCH V5 06/16] PCI: dwc: Add ext config space capability search API Date: Wed, 24 Apr 2019 10:49:54 +0530 Message-ID: <20190424052004.6270-7-vidyas@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190424052004.6270-1-vidyas@nvidia.com> References: <20190424052004.6270-1-vidyas@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1556083261; bh=nwv6D3LhBM3GJgrGNF+Yy78OUg2Wgm+V0DaFe600sFc=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=V4vVCqtEvuUZNf+opA16yiJn7OZAudnPX/LNcsEU12XmPv9avTr8eDVgMePRaVltq kGdGnHuQHBTARwWe6apLNX5Vzrj3gK1oqosfuTwb8V5Hdg6eN7gUejV9C5yC7BhNzo KTE2vuUTFIwm5yQc4Laib3b4YiRQKuxphiS9DZbSbqR7bejiVXPgNO3W6KduA2DJBp krF5OtEKDHErFq4VVV4DqjZ3DKglPc6itmz/D6Jz+XmGj6CHmlLQXAhFbmOIgjvbIj zyhRYXFua101kRs8kzLfoCvI0iyRK6+nUxX3R2zQoRPNCrPWoRjnpMn8LVkc9oxcZA DNLivbe7cTaSw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add extended configuration space capability search API using struct dw_pcie * pointer Signed-off-by: Vidya Sagar Acked-by: Gustavo Pimentel --- Changes from [v4]: * None Changes from [v3]: * None Changes from [v2]: * None Changes from [v1]: * This is a new patch in v2 series drivers/pci/controller/dwc/pcie-designware.c | 41 ++++++++++++++++++++ drivers/pci/controller/dwc/pcie-designware.h | 1 + 2 files changed, 42 insertions(+) diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c index ed21e861df82..417ee51ae502 100644 --- a/drivers/pci/controller/dwc/pcie-designware.c +++ b/drivers/pci/controller/dwc/pcie-designware.c @@ -59,6 +59,47 @@ u8 dw_pcie_find_capability(struct dw_pcie *pci, u8 cap) return __dw_pcie_find_next_cap(pci, next_cap_ptr, cap); } +static int dw_pcie_find_next_ext_capability(struct dw_pcie *pci, int start, + int cap) +{ + u32 header; + int ttl; + int pos = PCI_CFG_SPACE_SIZE; + + /* minimum 8 bytes per capability */ + ttl = (PCI_CFG_SPACE_EXP_SIZE - PCI_CFG_SPACE_SIZE) / 8; + + if (start) + pos = start; + + header = dw_pcie_readl_dbi(pci, pos); + /* + * If we have no capabilities, this is indicated by cap ID, + * cap version and next pointer all being 0. + */ + if (header == 0) + return 0; + + while (ttl-- > 0) { + if (PCI_EXT_CAP_ID(header) == cap && pos != start) + return pos; + + pos = PCI_EXT_CAP_NEXT(header); + if (pos < PCI_CFG_SPACE_SIZE) + break; + + header = dw_pcie_readl_dbi(pci, pos); + } + + return 0; +} + +int dw_pcie_find_ext_capability(struct dw_pcie *pci, int cap) +{ + return dw_pcie_find_next_ext_capability(pci, 0, cap); +} +EXPORT_SYMBOL_GPL(dw_pcie_find_ext_capability); + int dw_pcie_read(void __iomem *addr, int size, u32 *val) { if (!IS_ALIGNED((uintptr_t)addr, size)) { diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h index 35160b4ce929..67307842e003 100644 --- a/drivers/pci/controller/dwc/pcie-designware.h +++ b/drivers/pci/controller/dwc/pcie-designware.h @@ -249,6 +249,7 @@ struct dw_pcie { container_of((endpoint), struct dw_pcie, ep) u8 dw_pcie_find_capability(struct dw_pcie *pci, u8 cap); +int dw_pcie_find_ext_capability(struct dw_pcie *pci, int cap); int dw_pcie_read(void __iomem *addr, int size, u32 *val); int dw_pcie_write(void __iomem *addr, int size, u32 val); -- 2.17.1