Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp537215yba; Wed, 24 Apr 2019 05:43:11 -0700 (PDT) X-Google-Smtp-Source: APXvYqw7T04aaHypOqFxI0izaHbBfrghsvWkD2bHsk1l13YWf8+NKM17lo2WBBxWaxfcj79rHkZE X-Received: by 2002:a17:902:9a85:: with SMTP id w5mr32259458plp.157.1556109791378; Wed, 24 Apr 2019 05:43:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556109791; cv=none; d=google.com; s=arc-20160816; b=U1akv4Xm8vl+5+iexxxasJSUx+RLLmBgxRGcUHDqfX2eICJqzoNMH63jaVhlKRQagu 5d+6922tczsYvU96teg/ohK52EQJbej6+JAEAs5eb3KZWh/YvlJM9UVmjzaLU4PHk4/l cOEjjPtHUs+pbaVbVQXs86bV2/RlzZOa93i4egaYiqnYqbudevuPXMHRW+MBzHEfpQi4 xoguy6yK6mmuScQqygssPs8Dnn8UBtbzuYd6N4TK6Qr4ZqfeNlH4+QBAitdFay8nIg3T mDJtEuUz+qL9948x4wjVcvh43RuLAOHX75B+cW+iHjyP7UVXwOoOI4s0gPKZpsoJQvqO gzXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=in75O2nT9I4ysJQN0J5d/pltXO52YMZXZVVlejGpQYQ=; b=allzx//nPRlDD8fv2x93TsqwfuOWLW6HueJrL2BoBGKGEJ4DFis6w+IlZKASWKV+m3 dyp2erIs50ShyA5cTlYq3wTtl50SCvPxpdK/p8fzhMt6KR0E/CwzvodD2hyUOJi5KrpX +a4fBIKBxtcMy1pr/jNwN35hG+vFY5kL2RAFG++sZmdutUJWeq3FviWidQzAtLIFCzJY CGwb9d5q8c/DM84BHTmHDTJSU9R3qMhrrjwoqW6qDOJA4wxLsJ1pAm/Df/Rr5+assvyP JKKHVwGOO5+LbK0N44gJKvZEPfp+qrcHGyV2CqMW0DIByq/WsFViRDpM1BUpf/VvOfXr uCEg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v9si17368165pgr.167.2019.04.24.05.42.55; Wed, 24 Apr 2019 05:43:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730073AbfDXMlN (ORCPT + 99 others); Wed, 24 Apr 2019 08:41:13 -0400 Received: from lizzard.sbs.de ([194.138.37.39]:40515 "EHLO lizzard.sbs.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727383AbfDXMlN (ORCPT ); Wed, 24 Apr 2019 08:41:13 -0400 Received: from mail1.sbs.de (mail1.sbs.de [192.129.41.35]) by lizzard.sbs.de (8.15.2/8.15.2) with ESMTPS id x3OCf4FL005948 (version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Wed, 24 Apr 2019 14:41:04 +0200 Received: from [139.25.69.165] ([139.25.69.165]) by mail1.sbs.de (8.15.2/8.15.2) with ESMTP id x3OCf327030489; Wed, 24 Apr 2019 14:41:03 +0200 Subject: Re: [PATCH 2/2] gpio: sch: Add interrupt support To: Mika Westerberg Cc: Andy Shevchenko , Linus Walleij , Bartosz Golaszewski , Linux Kernel Mailing List , linux-gpio@vger.kernel.org, linux-acpi@vger.kernel.org, "Rafael J. Wysocki" References: <20190424081802.GV2654@lahna.fi.intel.com> <5a28f22c-22f7-760a-d076-68ff19800d44@siemens.com> <20190424084259.GW2654@lahna.fi.intel.com> <7e328b7e-f4f0-851a-4152-a9ffd058201c@siemens.com> <20190424094506.GA2654@lahna.fi.intel.com> <292e6eff-82cc-6e4d-925b-77a60399e2e0@siemens.com> <20190424100130.GB2654@lahna.fi.intel.com> <1200464b-f969-ebc2-ae82-1f8ca98aaca1@siemens.com> <20190424103306.GC2654@lahna.fi.intel.com> <9377620b-d74a-04d9-a51e-8590400b1c0f@siemens.com> <20190424104613.GD2654@lahna.fi.intel.com> From: Jan Kiszka Message-ID: <761ed823-58f4-d166-c415-6b100b1fe615@siemens.com> Date: Wed, 24 Apr 2019 14:41:02 +0200 User-Agent: Mozilla/5.0 (X11; U; Linux i686 (x86_64); de; rv:1.8.1.12) Gecko/20080226 SUSE/2.0.0.12-1.1 Thunderbird/2.0.0.12 Mnenhy/0.7.5.666 MIME-Version: 1.0 In-Reply-To: <20190424104613.GD2654@lahna.fi.intel.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 24.04.19 12:46, Mika Westerberg wrote: > On Wed, Apr 24, 2019 at 12:39:35PM +0200, Jan Kiszka wrote: >> On 24.04.19 12:33, Mika Westerberg wrote: >>> On Wed, Apr 24, 2019 at 12:19:02PM +0200, Jan Kiszka wrote: >>>>> I think what you want is "GPIO signaled ACPI event". It works so that >>>>> you declare _AEI method below the GPIO controller listing the GPIOs you >>>>> want to trigger events for and then either _Lxx, _Exx or _EVT method for >>>>> each of them under the same controller. GPIO core then handles it >>>>> automatically when you register the GPIO chip. See also >>>>> acpi_gpiochip_request_interrupts(). >>>> >>>> Right, that is was I read as well. Let's assume I would be able to patch the >>>> tables: Would I describe all the logic of this patch in ACPI terms? Where to >>>> enable interrupts, how to dispatch the SCI event, how to acknowledge it >>>> etc.? Will it also take care of locking? (BTW, my locking seems to have some >>>> remaining inconsistency, on second look.) >>> >>> The GPIO core would then take care of it by requesting the GPIO in >>> question and dispatching to the correct event handler. In this patch you >>> just leave out the SCI part and only implement the irqchip like you did >>> already. >> >> Could you point me to a gpio driver that works like that already? Would be >> easier to learn that from an example. That infrastructure with all its >> different modes is seriously complex and not very well documented. > > Pretty much all drivers under drivers/pinctrl/intel. OK... that's a purely descriptive way. So, provided we had such ACPI table entries, that plus some corresponding pinctrl driver would obsolete gpio-sch.c? Or are there other reason than historical ones for having gpio-*ch.c drivers around? > >>>> And even if that were possible, we would be back to the square of existing >>>> devices without those definitions. If this were a recent chipset, I would >>>> say, "go, fix future firmware versions". But this one is legacy. >>> >>> Is it fixing some real issue with these legacy platforms? I mean without >>> the patch some GPE event is not handled properly? It was not clear to me >>> from the commit message. >>> >> Without that patch, you are forced to poll for event changes in your >> application, timer-driven. There are application that cannot process these >> GPIOs because they lack such logic (mraa with node-red-node-intel-gpio is a >> public example). > > But those are using the GPIOs via sysfs or the char device which should > work without the SCI handling part of your patch, no? They work via sysfs. How would the char dev compensate the missing interrupt support? By doing polling itself when the user wants an event? But I don't find any traces or timers. Jan -- Siemens AG, Corporate Technology, CT RDA IOT SES-DE Corporate Competence Center Embedded Linux