Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp777212yba; Wed, 24 Apr 2019 09:25:07 -0700 (PDT) X-Google-Smtp-Source: APXvYqxB9TfvMxYJ8bU8QklXdjI27Hh1Dv4jE3kkJKWC5Nl/NCEPdWDgoWDuvd7gHtbBogp2nfJy X-Received: by 2002:a63:4c26:: with SMTP id z38mr32195096pga.425.1556123107662; Wed, 24 Apr 2019 09:25:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556123107; cv=none; d=google.com; s=arc-20160816; b=LGe0z4FDR5Q9JsWLcnHtgLlwiqKP/xHPpyJpc4VX2GcXUHNEM8Qn8IQdVe56+D2TuA iCekfdV3BxVkmCT4qTNTQ9i5u4vHTSJmjP1iZEJ7ynFLVPFpKKlHHsLjckIICaaW8EGv JffTGZYFq8g6u+6mEGLgyaHHjVgXAYmXhpcfeJt6Z/Qqv77ODo2TUZq3slj16vlNvU3A av66Ya1CTmsTRwKAdqBj5Ztwb7iwgx9e0roNV7pUI6ywuxidlusFg3qfHvE4PR5vFYiJ FDoh+8JyBr+260NIE2Ldlr7Qh3V2uN4/Xc/3qxyJWx7R4A4FfejXjofk9hDwiDbjt/eE /zBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=y7/cAN0vdz3XaUrkx+S53RH4BgsG7IMAa8QIdQrir6g=; b=cGYxnRr/ZkI4/B5YwveVmQs0GUD6M5aD397qRCafyr1OZ39z1LiZ31oUo6D4sIZN29 V4Etgj6xk9SKczgvXptGlnr9ubp7hYIZHmi70ci5+9/t/XUquBMIsw9ov6Az/MwAlfvp 4X18cwUdFAturt4kMPnDBTwy+ODUZvVr1X03wN9hOYVj584b4jdGWW8XQ9T/SYixaCUn q6Bw2kyFmSGTRw1B+mCDXXQpjvIKQFXkErRFbGrOD1w9IPG8vF5+/XJQDpn5gqw1aZ71 0a0QHGIqIYeI4LFonyrfoGWbeSkVDADof4c+jb5RlhGElTrJxY/3ENaWfIf1rlsBkREk BX3A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=redhat.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s2si19552919plr.110.2019.04.24.09.24.52; Wed, 24 Apr 2019 09:25:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732281AbfDXQX2 (ORCPT + 99 others); Wed, 24 Apr 2019 12:23:28 -0400 Received: from mx1.redhat.com ([209.132.183.28]:55178 "EHLO mx1.redhat.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727393AbfDXQX1 (ORCPT ); Wed, 24 Apr 2019 12:23:27 -0400 Received: from smtp.corp.redhat.com (int-mx01.intmail.prod.int.phx2.redhat.com [10.5.11.11]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mx1.redhat.com (Postfix) with ESMTPS id 4702F30C45BC; Wed, 24 Apr 2019 16:23:27 +0000 (UTC) Received: from treble (ovpn-123-99.rdu2.redhat.com [10.10.123.99]) by smtp.corp.redhat.com (Postfix) with ESMTPS id 678A7600C1; Wed, 24 Apr 2019 16:23:26 +0000 (UTC) Date: Wed, 24 Apr 2019 11:23:24 -0500 From: Josh Poimboeuf To: Raphael Gault Cc: "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "peterz@infradead.org" , Catalin Marinas , Will Deacon , Julien Thierry Subject: Re: [RFC 2/6] objtool: arm64: Add required implementation for supporting the aarch64 architecture in objtool. Message-ID: <20190424162324.36xn7aepuggyvbzi@treble> References: <20190409135243.12424-1-raphael.gault@arm.com> <20190409135243.12424-3-raphael.gault@arm.com> <20190423201823.fnddnyxpu64jnlgp@treble> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: User-Agent: NeoMutt/20180716 X-Scanned-By: MIMEDefang 2.79 on 10.5.11.11 X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16 (mx1.redhat.com [10.5.110.44]); Wed, 24 Apr 2019 16:23:27 +0000 (UTC) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Apr 24, 2019 at 04:16:26PM +0000, Raphael Gault wrote: > On 4/23/19 9:18 PM, Josh Poimboeuf wrote: > > On Tue, Apr 09, 2019 at 02:52:39PM +0100, Raphael Gault wrote: > >> Provide implementation for the arch-dependent functions that are called by the main check > >> function of objtool. > >> The ORC unwinder is not yet supported by the arm64 architecture so we only provide a dummy > >> interface for now. > >> The decoding of the instruction is split into classes and subclasses as described into > >> the Instruction Encoding in the ArmV8.5 Architecture Reference Manual. > > > > Where did the code for the decoder come from? Was it written from > > scratch? > > > > This decoder was indeed written from scratch based on the armv8 ARM. The > automatic generation idea hasn't really been discussed yet. Ok. That's a lot of code. Hopefully ARM folks can review it closely. > >> +#ifndef __ASSEMBLY__ > >> +/* > >> + * This struct is more or less a vastly simplified version of the DWARF Call > >> + * Frame Information standard. It contains only the necessary parts of DWARF > >> + * CFI, simplified for ease of access by the in-kernel unwinder. It tells the > >> + * unwinder how to find the previous SP and BP (and sometimes entry regs) on > >> + * the stack for a given code address. Each instance of the struct corresponds > >> + * to one or more code locations. > >> + */ > >> +struct orc_entry { > >> +s16sp_offset; > >> +s16bp_offset; > >> +unsignedsp_reg:4; > >> +unsignedbp_reg:4; > >> +unsignedtype:2; > >> +unsignedend:1; > >> +} __packed; > >> + > >> +/* > >> + * This struct is used by asm and inline asm code to manually annotate the > >> + * location of registers on the stack for the ORC unwinder. > >> + * > >> + * Type can be either ORC_TYPE_* or UNWIND_HINT_TYPE_*. > >> + */ > >> +struct unwind_hint { > >> +u32ip; > >> +s16sp_offset; > >> +u8sp_reg; > >> +u8type; > >> +u8end; > >> +}; > >> +#endif /* __ASSEMBLY__ */ > >> + > >> +#endif /* _ORC_TYPES_H */ > > > > It seems odd to have the above header file in arm64 code, since it > > doesn't implement ORC. Is it really needed? > > > > The unwind_hint part can safely be removed. However the orc_entry seems > to be needed since the struct instruction comports a struct orc_entry > field. I have chosen to let it here as well but maybe a better approach > is possible. Ideally we can figure out a way to decouple 'struct instruction' from 'struct orc_entry'. But yes, I think your approach is fine for now. Though I think using an arch-independent header file would be better, to avoid creating duplicated (dead) code. -- Josh