Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp836523yba; Wed, 24 Apr 2019 10:22:48 -0700 (PDT) X-Google-Smtp-Source: APXvYqyTCRm5+CYI0KofILkaYccMk2x7byTG9d+46LO8lHRzd2r8T9VqCsyHZNcrtjhQV0DgOlHb X-Received: by 2002:a63:ee15:: with SMTP id e21mr2734263pgi.180.1556126567902; Wed, 24 Apr 2019 10:22:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556126567; cv=none; d=google.com; s=arc-20160816; b=pKRMoIhYa00WWyhABNg5eT0aZ7+L4gJ2o0E5mEMBIfTWyuJb0UzRbvGH0ywESQpnw7 Fdc+YrwUXxPxMiVV6myBnKRdz/ZsCTCkduc1jR5L8bjCARlrbi7Ggp3k49f4R1Ey2zQE 6Rw9+aMy839/kIrpO5VxZCt5UVYr+HRLRRBDF6AMTDMYxDqr6FEctBl9YqtdisgHFkbM LAD228l99pdn3BtqKn/zbQ0oDZvrY3NsgCaoWPTRroYFKvtfh1PBt5hM+3m6m0SXw2O0 Ujlv6NaVbho4LQLT4NTCYGDUGz1un5xbq2d/vJFKApARr8VFKwsrioTxkweR22pooBuS dLOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=VYlBfbXetio+mieCfmBClGpunOJ0CK7HpuQLAIkDGbs=; b=vkVh1Y7iQfVX9QxQQTnwpRwQlAA9cPHpgoB1NwdFVh5Vf0Q9D4lkTl5RM4xgoa6ZUU HANCvIZHNeThHRQN4V+d9pZdIQz6BNArcjfI54MjvPBNF/onIRXOBUYVzvBO546480Q/ GZ378qgfUMSHErR3Rvq1UBWUYjIHm1XM9z98+aYGY2sDI7BNj2FPwQhb1kHHhKehEENW K9y56vMS+PDsoVvhGUuhU7dhVV0BD/RM9tnTJrmKwXRv1ElpsYDOCYTmPz4VhiN1VNoy mCQUco9jKo8S5p7AyKGPyEUhQNeYi0H8OVOjtCAXMeSDg/gA+u303oW/7zg3kwwRgEpE mWGQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=THL3c3T8; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i3si5465265plt.237.2019.04.24.10.22.32; Wed, 24 Apr 2019 10:22:47 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=THL3c3T8; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389238AbfDXRUx (ORCPT + 99 others); Wed, 24 Apr 2019 13:20:53 -0400 Received: from mail.kernel.org ([198.145.29.99]:46280 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388861AbfDXRUw (ORCPT ); Wed, 24 Apr 2019 13:20:52 -0400 Received: from localhost (62-193-50-229.as16211.net [62.193.50.229]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 029612190C; Wed, 24 Apr 2019 17:20:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1556126451; bh=ItynDiXirqmYqJaEWpVKLApgL/KnXU2ng7flGFOfrsM=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=THL3c3T8E7/3YSb161tO9NodAbo5ew8JjpSf1Tr7JiBqEyhpIlSQSBzqDvtKSw9e/ rcA7Ow5jxlPOXP1CbXYRKvkJpnwZes0cfGFJ+OrSWaE/mfEX75aP+5tRIrUUHaeQEk Ku9x3Al/JVSgnwyOjjK4zx37KOm7BToc2NFQ3S50= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Matthew Whitehead , Thomas Gleixner , luto@kernel.org, Sasha Levin Subject: [PATCH 4.4 114/168] x86/cpu/cyrix: Use correct macros for Cyrix calls on Geode processors Date: Wed, 24 Apr 2019 19:09:18 +0200 Message-Id: <20190424170930.224052103@linuxfoundation.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190424170923.452349382@linuxfoundation.org> References: <20190424170923.452349382@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org [ Upstream commit 18fb053f9b827bd98cfc64f2a35df8ab19745a1d ] There are comments in processor-cyrix.h advising you to _not_ make calls using the deprecated macros in this style: setCx86_old(CX86_CCR4, getCx86_old(CX86_CCR4) | 0x80); This is because it expands the macro into a non-functioning calling sequence. The calling order must be: outb(CX86_CCR2, 0x22); inb(0x23); >From the comments: * When using the old macros a line like * setCx86(CX86_CCR2, getCx86(CX86_CCR2) | 0x88); * gets expanded to: * do { * outb((CX86_CCR2), 0x22); * outb((({ * outb((CX86_CCR2), 0x22); * inb(0x23); * }) | 0x88), 0x23); * } while (0); The new macros fix this problem, so use them instead. Tested on an actual Geode processor. Signed-off-by: Matthew Whitehead Signed-off-by: Thomas Gleixner Cc: luto@kernel.org Link: https://lkml.kernel.org/r/1552596361-8967-2-git-send-email-tedheadster@gmail.com Signed-off-by: Sasha Levin --- arch/x86/kernel/cpu/cyrix.c | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) diff --git a/arch/x86/kernel/cpu/cyrix.c b/arch/x86/kernel/cpu/cyrix.c index 15e47c1cd412..6e4e4191abb5 100644 --- a/arch/x86/kernel/cpu/cyrix.c +++ b/arch/x86/kernel/cpu/cyrix.c @@ -121,7 +121,7 @@ static void set_cx86_reorder(void) setCx86(CX86_CCR3, (ccr3 & 0x0f) | 0x10); /* enable MAPEN */ /* Load/Store Serialize to mem access disable (=reorder it) */ - setCx86_old(CX86_PCR0, getCx86_old(CX86_PCR0) & ~0x80); + setCx86(CX86_PCR0, getCx86(CX86_PCR0) & ~0x80); /* set load/store serialize from 1GB to 4GB */ ccr3 |= 0xe0; setCx86(CX86_CCR3, ccr3); @@ -132,11 +132,11 @@ static void set_cx86_memwb(void) printk(KERN_INFO "Enable Memory-Write-back mode on Cyrix/NSC processor.\n"); /* CCR2 bit 2: unlock NW bit */ - setCx86_old(CX86_CCR2, getCx86_old(CX86_CCR2) & ~0x04); + setCx86(CX86_CCR2, getCx86(CX86_CCR2) & ~0x04); /* set 'Not Write-through' */ write_cr0(read_cr0() | X86_CR0_NW); /* CCR2 bit 2: lock NW bit and set WT1 */ - setCx86_old(CX86_CCR2, getCx86_old(CX86_CCR2) | 0x14); + setCx86(CX86_CCR2, getCx86(CX86_CCR2) | 0x14); } /* @@ -150,14 +150,14 @@ static void geode_configure(void) local_irq_save(flags); /* Suspend on halt power saving and enable #SUSP pin */ - setCx86_old(CX86_CCR2, getCx86_old(CX86_CCR2) | 0x88); + setCx86(CX86_CCR2, getCx86(CX86_CCR2) | 0x88); ccr3 = getCx86(CX86_CCR3); setCx86(CX86_CCR3, (ccr3 & 0x0f) | 0x10); /* enable MAPEN */ /* FPU fast, DTE cache, Mem bypass */ - setCx86_old(CX86_CCR4, getCx86_old(CX86_CCR4) | 0x38); + setCx86(CX86_CCR4, getCx86(CX86_CCR4) | 0x38); setCx86(CX86_CCR3, ccr3); /* disable MAPEN */ set_cx86_memwb(); @@ -292,7 +292,7 @@ static void init_cyrix(struct cpuinfo_x86 *c) /* GXm supports extended cpuid levels 'ala' AMD */ if (c->cpuid_level == 2) { /* Enable cxMMX extensions (GX1 Datasheet 54) */ - setCx86_old(CX86_CCR7, getCx86_old(CX86_CCR7) | 1); + setCx86(CX86_CCR7, getCx86(CX86_CCR7) | 1); /* * GXm : 0x30 ... 0x5f GXm datasheet 51 @@ -315,7 +315,7 @@ static void init_cyrix(struct cpuinfo_x86 *c) if (dir1 > 7) { dir0_msn++; /* M II */ /* Enable MMX extensions (App note 108) */ - setCx86_old(CX86_CCR7, getCx86_old(CX86_CCR7)|1); + setCx86(CX86_CCR7, getCx86(CX86_CCR7)|1); } else { /* A 6x86MX - it has the bug. */ set_cpu_bug(c, X86_BUG_COMA); -- 2.19.1