Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp5643329yba; Tue, 30 Apr 2019 19:24:41 -0700 (PDT) X-Google-Smtp-Source: APXvYqw8op6ZENhoYPijlkP9EGZFPz8oYv5cZzEkAHCDoIrzo9s9si2Zzl4SZe2HyHaIA3Cz1T6G X-Received: by 2002:a17:902:4383:: with SMTP id j3mr3548293pld.320.1556677481466; Tue, 30 Apr 2019 19:24:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556677481; cv=none; d=google.com; s=arc-20160816; b=JGCbQ0TZdrgkwbrLEkptTPCBM0FZhrntG6ituOU7AGxW03oVn3gjviaNdK7ppomPTx yIbQjRZ/d22oKSqKToAOXFH0ULsdhKXVzVdLVKYaQU+UqhHbZi3P3GzEyYnNokOmup+L TyeNcgce5+VwkyBsOxkqu4sh/xnPSmeR4fsOkU+qwOsdG3jB52xbqdUsk4ZGosKm9acS FzKlLlzyGbkjYHRmmijf2uBCmafQ4Yr4WEqvkMfU1MVu0dCKkMxwFuYmu/0oBheO0Z5U bmQzcRxVNfaNYa7MEU7SkG4R+F945qFq4UXwsaZz9xLjvvuq2tbqgjItAwM5anp572ev x/nA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:message-id:date:subject:cc:from :dmarc-filter:dkim-signature:dkim-signature; bh=7uo3vLAVGTwiBVuIGIPHbkgIwzVe38/+o+V0oxLkLQs=; b=hpVFWl9ZMCpR8HZVzauWvHz2EzJd1OGRH1Bfk5v76BFG6aMkbYrMe0aj3M4cpPqfHg y1IZJEi8srNMobi31+dfkT9NU4Nz70v52okQ02rUaWaBRsr/HiIX6Xj1nnOBWKk9+N79 eNYSg1/jBEqSuZmrEo7bsWREVMZDYcuvwLVEQvER6bv3ekYs91Cjz5qzLqoNtBoJjxTI AUagf6aFyMnmbOtqDVxFZQY4kwWMLqIwCXdlxZjaOV5kYU/CZGFJkw1i/LZPAAsft0sD TiLpDo7WWfKVWORtnFNPUrkF1LBSkJb5PfZlm3+a/EZHT1vb7Tvflik5aouV/8ugrdWg u7cg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@codeaurora.org header.s=default header.b=OGYy3rkY; dkim=fail header.i=@codeaurora.org header.s=default header.b=U2vGNGZ4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o70si40454351pfa.33.2019.04.30.19.24.25; Tue, 30 Apr 2019 19:24:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@codeaurora.org header.s=default header.b=OGYy3rkY; dkim=fail header.i=@codeaurora.org header.s=default header.b=U2vGNGZ4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727554AbfEACXf (ORCPT + 99 others); Tue, 30 Apr 2019 22:23:35 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:40116 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726123AbfEACXf (ORCPT ); Tue, 30 Apr 2019 22:23:35 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 2DF7960A0A; Wed, 1 May 2019 02:23:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1556677414; bh=M0FF3TXXaUXbPylVg3FjoIfzAdVn+sfMksEWs8DGXjI=; h=From:To:Cc:Subject:Date:From; b=OGYy3rkY310IT04oiTt9sF5czlSr2v5eGbV0MAQZRJ7/IoY2kyvL6PDCCg5J3Q1wm zU5p+qlGLwcalHYFpXMqjmHZXWgAZxx+dX+sq3dElOwTvuAxktcyXIzRIvEyLUBK34 zfX7jJs9m5l7hjl0Vud6F6I9B5N8dKK5QvDMW8Bs= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0 Received: from jhugo-perf-lnx.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: jhugo@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 4139D60791; Wed, 1 May 2019 02:23:32 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1556677413; bh=M0FF3TXXaUXbPylVg3FjoIfzAdVn+sfMksEWs8DGXjI=; h=From:To:Cc:Subject:Date:From; b=U2vGNGZ4NX/LB65kPk6v1n4BrMKnf3n3aPQLJIsQQdkndO8zzs9hv8QhT/pPMX4P5 X4kWUJMI5NvBlc7yaUDBwG1Wuu989L6nXPUlUPVJH5Gd4un8Q3bzjM36FomBTfJb3Q FKPDbhioKSwzRDuXNiBt2zgZ0yltaH2Cw+8ymB4c= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 4139D60791 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=jhugo@codeaurora.org From: Jeffrey Hugo Cc: agross@kernel.org, bjorn.andersson@linaro.org, marc.w.gonzalez@free.fr, david.brown@linaro.org, mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Jeffrey Hugo Subject: [PATCH v3 0/6] MSM8998 Multimedia Clock Controller Date: Tue, 30 Apr 2019 20:23:24 -0600 Message-Id: <1556677404-29194-1-git-send-email-jhugo@codeaurora.org> X-Mailer: git-send-email 1.9.1 To: unlisted-recipients:; (no To-header on input) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The multimedia clock controller (mmcc) is the main clock controller for the multimedia subsystem and is required to enable things like display and camera. v3: -Rebase onto linux-next to get the final version of the clk parent rewrite series -Moved the bindings header to the bindings patch per Rob -Made xo manditory for GCC to work around the lack of clk orphan probe defer to avoid the uart console glitch v2: -Rebased on the "Rewrite clk parent handling" series and updated to the clk init mechanisms introduced there. -Marked XO clk as CLK_IGNORE_UNUSED to avoid the concern about the XO going away "incorrectly" during late init -Corrected the name of the XO clock to "xo" -Dropped the fake XO clock in GCC to prevent a namespace conflict -Fully enumerated the external clocks (DSI PLLs, etc) in the DT binding -Cleaned up the weird newlines in the added DT node -Added DT header file to msm8998 DT for future clients Jeffrey Hugo (6): dt-bindings: clock: Document external clocks for MSM8998 gcc arm64: dts: msm8998: Add xo clock to gcc node clk: qcom: smd: Add XO clock for MSM8998 dt-bindings: clock: Add support for the MSM8998 mmcc clk: qcom: Add MSM8998 Multimedia Clock Controller (MMCC) driver arm64: dts: qcom: msm8998: Add mmcc node .../devicetree/bindings/clock/qcom,gcc.txt | 10 + .../devicetree/bindings/clock/qcom,mmcc.txt | 21 + arch/arm64/boot/dts/qcom/msm8998.dtsi | 16 + drivers/clk/qcom/Kconfig | 9 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/clk-smd-rpm.c | 24 +- drivers/clk/qcom/gcc-msm8998.c | 29 +- drivers/clk/qcom/mmcc-msm8998.c | 2915 +++++++++++++++++ include/dt-bindings/clock/qcom,mmcc-msm8998.h | 210 ++ 9 files changed, 3214 insertions(+), 21 deletions(-) create mode 100644 drivers/clk/qcom/mmcc-msm8998.c create mode 100644 include/dt-bindings/clock/qcom,mmcc-msm8998.h -- 2.17.1