Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp6032190yba; Wed, 1 May 2019 04:59:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqwNxaUIonlr8xnLFuJ7C3izm21zGJDncq0pQ95JhhRrYby+tUoisbcBRC5UbYywAuXSkbfM X-Received: by 2002:a62:62c2:: with SMTP id w185mr54041080pfb.237.1556711994920; Wed, 01 May 2019 04:59:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556711994; cv=none; d=google.com; s=arc-20160816; b=hAhWs2YKu8znGadCUhIuOdMIYTCTGuXTnhCr2jEHvdax2tWJ7FcGcD7tg9S4ws+3Yt bxpw+6FOYbTz4pN/jUbpjZp0rGCACEDCWxjWicm78XaMIVfFQuQAyfuD1Dx/aDjiJT7A Xp5CQ0XH7ZwZBN5Kdq+/mnIIpJ6w1pOeyAzw9eusdFAUN80w7Flh9NYHr2bGbFFFV+p/ K4ylBs/mEWupozWYLbL7Tq38Gnx6m/HX7ga9WV98fBlyj0AJFR8goSmeGSZpqi0qnGLc 4DDGUtOioSS10DOijBbamiHR1PpEVkGmcMaK2MvIQpv+0ZIbKpD+JLR33MzSkCUFSo++ UQOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:autocrypt:openpgp:from:references:cc:to :subject; bh=FxpXqSKJwUNSawPWdBV8W7yd16C/ecgTaKc5RtsE4n0=; b=fKa0bSrAlhmnxn4p1xj44qLTIjQ2uqj0/ryzoLO4Vyyjr2T13jci5UlrAKx7ffXLUe qzR5W+wzG8/dIQpv1tmy72vvdfON+xLmY3aMV+mEOw5i1nIXoJXBCRmcHSTUgftZ9O6D TCupEhI1qwwHaQK+5+zEjTsVAHHUta+aGrUzpRREuzgFfZJBcT0/xbscuqFznVgMtNf/ Ji2C2sM0BBXEGd4ts7c+J49e1sxFQgyq6EQqe6EgBeGInNcooKCbEsKW5EMnmFZYZxcH 7RowVUEPeaao/FAgO2TGx+MDvJrqTwIFw4gL8E3M1buFrDKdzx4kWBvfoCshptWsvYe9 yvtw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 33si43174043plh.3.2019.05.01.04.59.39; Wed, 01 May 2019 04:59:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726352AbfEAL6t (ORCPT + 99 others); Wed, 1 May 2019 07:58:49 -0400 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:58568 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726165AbfEAL6s (ORCPT ); Wed, 1 May 2019 07:58:48 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 9F2E080D; Wed, 1 May 2019 04:58:47 -0700 (PDT) Received: from [10.1.197.61] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 2A67D3F5C1; Wed, 1 May 2019 04:58:45 -0700 (PDT) Subject: Re: [PATCH v8 00/14] Add support for TISCI Interrupt controller drivers To: Lokesh Vutla , Santosh Shilimkar , Rob Herring , Nishanth Menon , tglx@linutronix.de, jason@lakedaemon.net Cc: Linux ARM Mailing List , linux-kernel@vger.kernel.org, Tero Kristo , Sekhar Nori , Tony Lindgren , linus.walleij@linaro.org, Peter Ujfalusi , Grygorii Strashko , Device Tree Mailing List References: <20190430101230.21794-1-lokeshvutla@ti.com> From: Marc Zyngier Openpgp: preference=signencrypt Autocrypt: addr=marc.zyngier@arm.com; prefer-encrypt=mutual; keydata= mQINBE6Jf0UBEADLCxpix34Ch3kQKA9SNlVQroj9aHAEzzl0+V8jrvT9a9GkK+FjBOIQz4KE g+3p+lqgJH4NfwPm9H5I5e3wa+Scz9wAqWLTT772Rqb6hf6kx0kKd0P2jGv79qXSmwru28vJ t9NNsmIhEYwS5eTfCbsZZDCnR31J6qxozsDHpCGLHlYym/VbC199Uq/pN5gH+5JHZyhyZiNW ozUCjMqC4eNW42nYVKZQfbj/k4W9xFfudFaFEhAf/Vb1r6F05eBP1uopuzNkAN7vqS8XcgQH qXI357YC4ToCbmqLue4HK9+2mtf7MTdHZYGZ939OfTlOGuxFW+bhtPQzsHiW7eNe0ew0+LaL 3wdNzT5abPBscqXWVGsZWCAzBmrZato+Pd2bSCDPLInZV0j+rjt7MWiSxEAEowue3IcZA++7 ifTDIscQdpeKT8hcL+9eHLgoSDH62SlubO/y8bB1hV8JjLW/jQpLnae0oz25h39ij4ijcp8N t5slf5DNRi1NLz5+iaaLg4gaM3ywVK2VEKdBTg+JTg3dfrb3DH7ctTQquyKun9IVY8AsxMc6 lxl4HxrpLX7HgF10685GG5fFla7R1RUnW5svgQhz6YVU33yJjk5lIIrrxKI/wLlhn066mtu1 DoD9TEAjwOmpa6ofV6rHeBPehUwMZEsLqlKfLsl0PpsJwov8TQARAQABtCNNYXJjIFp5bmdp ZXIgPG1hcmMuenluZ2llckBhcm0uY29tPokCOwQTAQIAJQIbAwYLCQgHAwIGFQgCCQoLBBYC AwECHgECF4AFAk6NvYYCGQEACgkQI9DQutE9ekObww/+NcUATWXOcnoPflpYG43GZ0XjQLng LQFjBZL+CJV5+1XMDfz4ATH37cR+8gMO1UwmWPv5tOMKLHhw6uLxGG4upPAm0qxjRA/SE3LC 22kBjWiSMrkQgv5FDcwdhAcj8A+gKgcXBeyXsGBXLjo5UQOGvPTQXcqNXB9A3ZZN9vS6QUYN TXFjnUnzCJd+PVI/4jORz9EUVw1q/+kZgmA8/GhfPH3xNetTGLyJCJcQ86acom2liLZZX4+1 6Hda2x3hxpoQo7pTu+XA2YC4XyUstNDYIsE4F4NVHGi88a3N8yWE+Z7cBI2HjGvpfNxZnmKX 6bws6RQ4LHDPhy0yzWFowJXGTqM/e79c1UeqOVxKGFF3VhJJu1nMlh+5hnW4glXOoy/WmDEM UMbl9KbJUfo+GgIQGMp8mwgW0vK4HrSmevlDeMcrLdfbbFbcZLNeFFBn6KqxFZaTd+LpylIH bOPN6fy1Dxf7UZscogYw5Pt0JscgpciuO3DAZo3eXz6ffj2NrWchnbj+SpPBiH4srfFmHY+Y LBemIIOmSqIsjoSRjNEZeEObkshDVG5NncJzbAQY+V3Q3yo9og/8ZiaulVWDbcpKyUpzt7pv cdnY3baDE8ate/cymFP5jGJK++QCeA6u6JzBp7HnKbngqWa6g8qDSjPXBPCLmmRWbc5j0lvA 6ilrF8m5Ag0ETol/RQEQAM/2pdLYCWmf3rtIiP8Wj5NwyjSL6/UrChXtoX9wlY8a4h3EX6E3 64snIJVMLbyr4bwdmPKULlny7T/R8dx/mCOWu/DztrVNQiXWOTKJnd/2iQblBT+W5W8ep/nS w3qUIckKwKdplQtzSKeE+PJ+GMS+DoNDDkcrVjUnsoCEr0aK3cO6g5hLGu8IBbC1CJYSpple VVb/sADnWF3SfUvJ/l4K8Uk4B4+X90KpA7U9MhvDTCy5mJGaTsFqDLpnqp/yqaT2P7kyMG2E w+eqtVIqwwweZA0S+tuqput5xdNAcsj2PugVx9tlw/LJo39nh8NrMxAhv5aQ+JJ2I8UTiHLX QvoC0Yc/jZX/JRB5r4x4IhK34Mv5TiH/gFfZbwxd287Y1jOaD9lhnke1SX5MXF7eCT3cgyB+ hgSu42w+2xYl3+rzIhQqxXhaP232t/b3ilJO00ZZ19d4KICGcakeiL6ZBtD8TrtkRiewI3v0 o8rUBWtjcDRgg3tWx/PcJvZnw1twbmRdaNvsvnlapD2Y9Js3woRLIjSAGOijwzFXSJyC2HU1 AAuR9uo4/QkeIrQVHIxP7TJZdJ9sGEWdeGPzzPlKLHwIX2HzfbdtPejPSXm5LJ026qdtJHgz BAb3NygZG6BH6EC1NPDQ6O53EXorXS1tsSAgp5ZDSFEBklpRVT3E0NrDABEBAAGJAh8EGAEC AAkFAk6Jf0UCGwwACgkQI9DQutE9ekMLBQ//U+Mt9DtFpzMCIHFPE9nNlsCm75j22lNiw6mX mx3cUA3pl+uRGQr/zQC5inQNtjFUmwGkHqrAw+SmG5gsgnM4pSdYvraWaCWOZCQCx1lpaCOl MotrNcwMJTJLQGc4BjJyOeSH59HQDitKfKMu/yjRhzT8CXhys6R0kYMrEN0tbe1cFOJkxSbV 0GgRTDF4PKyLT+RncoKxQe8lGxuk5614aRpBQa0LPafkirwqkUtxsPnarkPUEfkBlnIhAR8L kmneYLu0AvbWjfJCUH7qfpyS/FRrQCoBq9QIEcf2v1f0AIpA27f9KCEv5MZSHXGCdNcbjKw1 39YxYZhmXaHFKDSZIC29YhQJeXWlfDEDq6nIhvurZy3mSh2OMQgaIoFexPCsBBOclH8QUtMk a3jW/qYyrV+qUq9Wf3SKPrXf7B3xB332jFCETbyZQXqmowV+2b3rJFRWn5hK5B+xwvuxKyGq qDOGjof2dKl2zBIxbFgOclV7wqCVkhxSJi/QaOj2zBqSNPXga5DWtX3ekRnJLa1+ijXxmdjz hApihi08gwvP5G9fNGKQyRETePEtEAWt0b7dOqMzYBYGRVr7uS4uT6WP7fzOwAJC4lU7ZYWZ yVshCa0IvTtp1085RtT3qhh9mobkcZ+7cQOY+Tx2RGXS9WeOh2jZjdoWUv6CevXNQyOUXMM= Organization: ARM Ltd Message-ID: <30f5c877-a4dc-8ad9-0ad0-c172a60dc853@arm.com> Date: Wed, 1 May 2019 12:58:43 +0100 User-Agent: Mozilla/5.0 (X11; Linux aarch64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 MIME-Version: 1.0 In-Reply-To: <20190430101230.21794-1-lokeshvutla@ti.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 30/04/2019 11:12, Lokesh Vutla wrote: > TI AM65x SoC based on K3 architecture introduced support for Events > which are message based interrupts with minimal latency. These events > are not compatible with regular interrupts and are valid only through > an event transport lane. An Interrupt Aggregator(INTA) is introduced > to convert these events to interrupts. INTA can also group 64 events > into a single interrupt. Now the SoC has many peripherals and a large > number of event sources (time sync or DMA), the use of events is > completely dependent on a user's specific application, which drives a > need for maximum flexibility in which event sources are used in the > system. It is also completely up to software control as to how the > events are serviced. > > Because of the huge flexibility there are certain standard peripherals > (like GPIO etc)where all interrupts cannot be directly corrected to host > interrupt controller. For this purpose, Interrupt Router(INTR) is > introduced in the SoC. INTR just does a classic interrupt redirection. > > So the SoC has 3 types of interrupt controllers: > - GIC500 > - Interrupt Router > - Interrupt Aggregator > > Below is a diagrammatic view of how SoC integration of these interrupt > controllers:(https://pastebin.ubuntu.com/p/9ngV3jdGj2/) > > Device Index-x Device Index-y > | | > | | > .... > \ / > \ / > \ (global events) / > +---------------------------+ +---------+ > | | | | > | INTA | | GPIO | > | | | | > +---------------------------+ +---------+ > | (vint) | > | | > \|/ | > +---------------------------+ | > | |<-------+ > | INTR | > | | > +---------------------------+ > | > | > \|/ (gic irq) > +---------------------------+ > | | > | GIC | > | | > +---------------------------+ > > While at it, TISCI abstracts the handling of all above IRQ routes where > interrupt sources are not directly connected to host interrupt controller. > That would be configuration of Interrupt Aggregator and Interrupt Router. > > This series adds support for: > - TISCI commands needed for IRQ configuration > - Interrupt Router(INTR) driver. > - Interrupt Aggregator(INTA) driver. > - Interrupt Aggregator MSI bus layer. > > Marc, > As discussed offline, the firmware changes are going to come within > a day or so. These changes are tested against local binary which is > bound to release. > > Boot Log: https://pastebin.ubuntu.com/p/YwprMKXdg4/ > > Changes since v7: > - Rebased on top of latest master. > - Each patch has respective changes mentioned. > > Grygorii Strashko (1): > firmware: ti_sci: Add support to get TISCI handle using of_phandle > > Lokesh Vutla (12): > firmware: ti_sci: Add support for RM core ops > firmware: ti_sci: Add support for IRQ management > firmware: ti_sci: Add helper apis to manage resources > genirq: Introduce irq_chip_{request,release}_resource_parent() apis > gpio: thunderx: Use the default parent apis for > {request,release}_resources > dt-bindings: irqchip: Introduce TISCI Interrupt router bindings > irqchip: ti-sci-intr: Add support for Interrupt Router driver > dt-bindings: irqchip: Introduce TISCI Interrupt Aggregator bindings > irqchip: ti-sci-inta: Add support for Interrupt Aggregator driver > soc: ti: Add MSI domain bus support for Interrupt Aggregator > irqchip: ti-sci-inta: Add msi domain support > arm64: arch_k3: Enable interrupt controller drivers > > Peter Ujfalusi (1): > firmware: ti_sci: Add RM mapping table for am654 > > .../bindings/arm/keystone/ti,sci.txt | 3 +- > .../interrupt-controller/ti,sci-inta.txt | 66 ++ > .../interrupt-controller/ti,sci-intr.txt | 82 +++ > MAINTAINERS | 6 + > arch/arm64/Kconfig.platforms | 5 + > drivers/firmware/ti_sci.c | 651 ++++++++++++++++++ > drivers/firmware/ti_sci.h | 102 +++ > drivers/gpio/gpio-thunderx.c | 16 +- > drivers/irqchip/Kconfig | 23 + > drivers/irqchip/Makefile | 2 + > drivers/irqchip/irq-ti-sci-inta.c | 615 +++++++++++++++++ > drivers/irqchip/irq-ti-sci-intr.c | 275 ++++++++ > drivers/soc/ti/Kconfig | 6 + > drivers/soc/ti/Makefile | 1 + > drivers/soc/ti/ti_sci_inta_msi.c | 146 ++++ > include/linux/irq.h | 2 + > include/linux/irqdomain.h | 1 + > include/linux/msi.h | 10 + > include/linux/soc/ti/ti_sci_inta_msi.h | 23 + > include/linux/soc/ti/ti_sci_protocol.h | 124 ++++ > kernel/irq/chip.c | 27 + > 21 files changed, 2173 insertions(+), 13 deletions(-) > create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,sci-inta.txt > create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,sci-intr.txt > create mode 100644 drivers/irqchip/irq-ti-sci-inta.c > create mode 100644 drivers/irqchip/irq-ti-sci-intr.c > create mode 100644 drivers/soc/ti/ti_sci_inta_msi.c > create mode 100644 include/linux/soc/ti/ti_sci_inta_msi.h Lokesh, Thanks for having respun this quickly. I've applied the first 13 patches to irqchip-next (after tidying up some of the commit messages). I've left the last patch for armsoc to take, unless you guys insist on me taking it. If nothing horrible appears in -next tomorrow, I'll send the 5.2 PR with this series. Hopefully we won't see more of this madness any time soon... :-/ Thanks, M. -- Jazz is not dead. It just smells funny...