Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp377402yba; Fri, 3 May 2019 03:40:07 -0700 (PDT) X-Google-Smtp-Source: APXvYqy8uRtIMZ621q0p2QlrXC995VbF3ht8dIMSBgstIJ/xVTeZxWgqhou1OBuT6gBJeu/4wLcM X-Received: by 2002:a63:6a42:: with SMTP id f63mr9484353pgc.377.1556880007647; Fri, 03 May 2019 03:40:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556880007; cv=none; d=google.com; s=arc-20160816; b=IllADZ5W67Sa7D07QyQr94msyseqZJ5fjCAV1thn9bCqRFva0mfTUQKTVctIApVHyN 81WTrNv7XJKtRZwRPUGDYF5F8nnzZR0vreY4FFk1m88zDTHxT4nF4RKbUlb6Zx1IooBQ s0xFRqhHe4KQszcJabUpPUONhhyBCzUbHZNl5jMocvCdeyAqZ65S4lmRtVbQ2DHKiO+G V5hC15jdq8FpK6O5MM4hpuv4pP2QLtjSLmq1slZhwXhv+WlvNx4dCyQf+wSbjADCl89l /JRPyc4ydOdHhuMnHW2NDqP2L/PTKxBQXcfpmED2JF0VnNp7pYQOdATleDgLXwtZBcDb utPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=y49iuZlGEFRKXGMhL/FW153snu1fMi8v/es25880oE8=; b=aq7HdfkfxPHrC3wM54uJfot5Tu64OX+0oxBmZajyyKaXe9CBAUqIsFTpbLKT6J6cKE E3ug7QCEx017Gw7u+7ywEBDGuxn/miS9ER4c3Vb63L8m9uymJEGNcYuF85R3LRA5fS5M /7TT2WqVe+X67lTN0z6d3vOzLrPAd9nQmOk5OaItR1MkeOeJjaFns+BfE48tjSsIOV9q 7CAStlJ14U6JsR/L28ypA+1Tj+V129IoifHgnzU6Owwwqz02iUUnA/8Y1X8fV/k0ezwx xXSeKeGGtGbSa/sL8P8MkOKqB7/uzmIDCN04oZso8nxhcs8htDD46n9ZQ1AZpbwNz2cK iKkQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=loJhy4XJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x17si1798179pfm.18.2019.05.03.03.39.52; Fri, 03 May 2019 03:40:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=loJhy4XJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727604AbfECKhU (ORCPT + 99 others); Fri, 3 May 2019 06:37:20 -0400 Received: from mail-lf1-f67.google.com ([209.85.167.67]:44000 "EHLO mail-lf1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727436AbfECKhS (ORCPT ); Fri, 3 May 2019 06:37:18 -0400 Received: by mail-lf1-f67.google.com with SMTP id u27so3803589lfg.10 for ; Fri, 03 May 2019 03:37:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=y49iuZlGEFRKXGMhL/FW153snu1fMi8v/es25880oE8=; b=loJhy4XJ97xuNf+RrpSA+jCJMImzpJ6++PjvZ3i+MfQK3dS1nWqOJbjKYB4QcVeQHU 18pp/eByTT443pvkHn8G3n8oY/EpCXnMMlJjlVjJSKM34iB8HzqJ74dogtIAyYQx5wwi SDDuxo4bNGGgSoNkV6ngd2ulv2Lg1eveOEwULJvBt2juAmdWqOkMr4c7zcC1VqIChbNt yk+HgI4/yiG/SlUDJj8aDQdNTdAwUN1L+dhvQZGkQImNLMC+deS5j3/304qUhcQyNB7r LsUARKemMOAfqft34Qg6d3Epi1ObP6uDY3/xsEy08J8YFfp1qBEgGjayFLOCLOISgr6O d2Hg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=y49iuZlGEFRKXGMhL/FW153snu1fMi8v/es25880oE8=; b=SqQU9hLIcGmcXcatXYcR65Gy4ZW29TDQ3ZguTE3GXZ/X9bSWCXzW/kntm257vONw0s 5yBf/TMzmVd/q51t+K+abj8ApPyWX4+l/gCWZQuBbqtLomM6zWTiakCLUghbhE9aO5TJ 04N+RH8DwxPehgb9mxz09cC+qb55DIq6TzDiU+hbBHBRpsndTOjShPy8B9QhdEI/Y6Aj Q6B56efic5Ps20VROKjEf6KjYzzOVSg22ug3SOdjbNUvK06bCc7zasKqqOiFQdF2ak8a CiCPljy9l97a5Ki1HJ7yffVxYVI0HDS16jxiL3nd/olQm1pP1NRTNZ3kV//WbJY3Y+iL JZyA== X-Gm-Message-State: APjAAAWEewW2YdhzagN0q/4UqQ4Oa25ZXALMTgrKLhENq3VW0l7bD/YG IGfgf27C5q/V8itLYAS8KczQV5u7cdq7NwSRGQ4= X-Received: by 2002:a19:ec12:: with SMTP id b18mr4411872lfa.149.1556879836632; Fri, 03 May 2019 03:37:16 -0700 (PDT) MIME-Version: 1.0 References: <20190503085327.5180-1-simon.k.r.goldschmidt@gmail.com> <8161008c-fafd-a89f-d2d8-413224844cd2@gmail.com> In-Reply-To: <8161008c-fafd-a89f-d2d8-413224844cd2@gmail.com> From: Simon Goldschmidt Date: Fri, 3 May 2019 12:37:05 +0200 Message-ID: Subject: Re: [PATCH] mtd: spi-nor: enable 4B opcodes for n25q256a To: Marek Vasut Cc: linux-mtd@lists.infradead.org, linux-kernel , Brian Norris , Richard Weinberger , David Woodhouse , Boris Brezillon , Tudor Ambarus Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, May 3, 2019 at 12:00 PM Marek Vasut wrote: > > On 5/3/19 10:53 AM, Simon Goldschmidt wrote: > > Tested on socfpga cyclone5 where this is required to ensure that the > > boot rom can access this flash after warm reboot. > > Are you sure _all_ variants of the N25Q256 support 4NB opcodes ? > I think there were some which didn't, but I might be wrong. Oh, damn, you're right. The documentation [1] statest that 4-byte erase and program opcodes are only supported for part numbers N25Q256A83ESF40x, N25Q256A83E1240x and N25QA83ESFA0F. Any idea of how I can still enable 4-byte opcodes for my chip? Regards, Simon > > > Signed-off-by: Simon Goldschmidt > > --- > > > > drivers/mtd/spi-nor/spi-nor.c | 2 +- > > 1 file changed, 1 insertion(+), 1 deletion(-) > > > > diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c > > index fae147452..4cdec2cc2 100644 > > --- a/drivers/mtd/spi-nor/spi-nor.c > > +++ b/drivers/mtd/spi-nor/spi-nor.c > > @@ -1874,7 +1874,7 @@ static const struct flash_info spi_nor_ids[] = { > > { "n25q064a", INFO(0x20bb17, 0, 64 * 1024, 128, SECT_4K | SPI_NOR_QUAD_READ) }, > > { "n25q128a11", INFO(0x20bb18, 0, 64 * 1024, 256, SECT_4K | SPI_NOR_QUAD_READ) }, > > { "n25q128a13", INFO(0x20ba18, 0, 64 * 1024, 256, SECT_4K | SPI_NOR_QUAD_READ) }, > > - { "n25q256a", INFO(0x20ba19, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) }, > > + { "n25q256a", INFO(0x20ba19, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) }, > > { "n25q256ax1", INFO(0x20bb19, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_QUAD_READ) }, > > { "n25q512a", INFO(0x20bb20, 0, 64 * 1024, 1024, SECT_4K | USE_FSR | SPI_NOR_QUAD_READ) }, > > { "n25q512ax3", INFO(0x20ba20, 0, 64 * 1024, 1024, SECT_4K | USE_FSR | SPI_NOR_QUAD_READ) }, > > > >