Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp2715957yba; Mon, 6 May 2019 10:24:07 -0700 (PDT) X-Google-Smtp-Source: APXvYqzpkrrs1ETGJ75ajigk5bHr8d+29FHSFtsOFdjdw7ELx00O1QfLLev7X/w67p1dI+pwQ+zy X-Received: by 2002:a17:902:9042:: with SMTP id w2mr33619685plz.91.1557163447321; Mon, 06 May 2019 10:24:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557163447; cv=none; d=google.com; s=arc-20160816; b=neAMg85uHYmMn8LO3lalDars50eMs4zIGA8dSfA3QrpadT97y+0qJydRqii5P2eoRd AGDjYP2lEePgSEkvgqIMyN2qO0JvhetToDDFmcXBXjJ6Jke3WFTxB07bE3G0Ko3h/IVD avasayi7oLX2Cq/EMdnbJG6LbSgUG81xbm8A0+9Bhb6nP4OP4Yh2HDBzeaPR4yOY9cui aYsY75WhZo6oaGDM8X6xJhJvlyMi6+7Ji7Z+/7qy30sM4m/IDFFyaPwIRosgu8ILtjf+ qbvMDfO3I2pGpd6VJAInnBD1gW1y8eoEQUe0YDFzrL+GeRh1zdCPDmQc01AJqtAAh2Hn 6U7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=BK9XDYCBkxAIkomylV0eSy07+6O67eRW3d1/qsn0yak=; b=OyOXPTvcfqbiHgukHXuGnzkeVTdXPlCi2IjsGEP5jNOv5n/pQj9WeMnd46cQ7P9Pn5 0kPxFa9dLvxLoMMhJalLRD4VfzYizg3EIGVB10Yq0+7FxKzNL4sCiDwzplheCp1I1vnV gRM6LIhYI597CCQ/nztnUZwRm5a8bv4K+XftQUClP7xK9uPwGtpMk1qNpqDUQoxM6pns WzXPU9eT4sL6YTHPqIu6vntHrEVsTcVdewOYsISoLn1O4g2YJ4osIE0810EX1Hi+7GK/ HRCiyVe+0CzFuJvpINmSVhsAJw0dB+HAlCj3Rv15LkbNN095FZHzBokmk16GsWQdkEuN pG6Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v20si8588465pgn.266.2019.05.06.10.23.51; Mon, 06 May 2019 10:24:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726976AbfEFRWb (ORCPT + 99 others); Mon, 6 May 2019 13:22:31 -0400 Received: from mga07.intel.com ([134.134.136.100]:31140 "EHLO mga07.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726762AbfEFRWS (ORCPT ); Mon, 6 May 2019 13:22:18 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga105.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 May 2019 10:22:16 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.60,438,1549958400"; d="scan'208";a="230014472" Received: from skuppusw-desk.jf.intel.com ([10.54.74.33]) by orsmga001.jf.intel.com with ESMTP; 06 May 2019 10:22:15 -0700 From: sathyanarayanan.kuppuswamy@linux.intel.com To: bhelgaas@google.com Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, ashok.raj@intel.com, keith.busch@intel.com, sathyanarayanan.kuppuswamy@linux.intel.com Subject: [PATCH v2 2/5] PCI/ATS: Add PASID support for PCIe VF devices Date: Mon, 6 May 2019 10:20:04 -0700 Message-Id: <078b169334b4996d03d8608f205942c061590681.1557162861.git.sathyanarayanan.kuppuswamy@linux.intel.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kuppuswamy Sathyanarayanan When IOMMU tries to enable PASID for VF device in iommu_enable_dev_iotlb(), it always fails because PASID support for PCIe VF device is currently broken in PCIE driver. Current implementation expects the given PCIe device (PF & VF) to implement PASID capability before enabling the PASID support. But this assumption is incorrect. As per PCIe spec r4.0, sec 9.3.7.14, all VFs associated with PF can only use the PASID of the PF and not implement it. Since PASID is shared between PF/VF devices, following rules should apply. 1. Enable PASID in VF only if its already enabled in PF. 2. Enable PASID in VF only if the requested features matches with PF config, otherwise return error. 3. When enabling/disabling PASID for VF, instead of configuring the PF registers just increase/decrease the usage count (pasid_ref_cnt). 4. Disable PASID in PF (configuring the registers) only if pasid_ref_cnt is zero. 5. When reading PASID features/settings for VF, use registers of corresponding PF. Cc: Ashok Raj Cc: Keith Busch Suggested-by: Ashok Raj Signed-off-by: Kuppuswamy Sathyanarayanan --- drivers/pci/ats.c | 55 ++++++++++++++++++++++++++++++++++++++++++++- include/linux/pci.h | 1 + 2 files changed, 55 insertions(+), 1 deletion(-) diff --git a/drivers/pci/ats.c b/drivers/pci/ats.c index 5582e5d83a3f..e7a904e347c3 100644 --- a/drivers/pci/ats.c +++ b/drivers/pci/ats.c @@ -345,6 +345,7 @@ int pci_enable_pasid(struct pci_dev *pdev, int features) { u16 control, supported; int pos; + struct pci_dev *pf; if (WARN_ON(pdev->pasid_enabled)) return -EBUSY; @@ -353,7 +354,33 @@ int pci_enable_pasid(struct pci_dev *pdev, int features) return -EINVAL; pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PASID); - if (!pos) + + if (pdev->is_virtfn) { + /* + * Per PCIe r4.0, sec 9.3.7.14, VF must not implement + * Process Address Space ID (PASID) Capability. + */ + if (pos) { + dev_err(&pdev->dev, "VF must not implement PASID\n"); + return -EINVAL + } + /* Since VF shares PASID with PF, use PF config */ + pf = pci_physfn(pdev); + + /* If VF config does not match with PF, return error */ + if (!pf->pasid_enabled || pf->pasid_features != features) + return -EINVAL; + + pdev->pasid_features = features; + pdev->pasid_enabled = 1; + + /* Increment PF PASID refcount */ + atomic_inc(&pf->pasid_ref_cnt); + + return 0; + } + + if (pdev->is_physfn && !pos) return -EINVAL; pci_read_config_word(pdev, pos + PCI_PASID_CAP, &supported); @@ -382,10 +409,27 @@ void pci_disable_pasid(struct pci_dev *pdev) { u16 control = 0; int pos; + struct pci_dev *pf; if (WARN_ON(!pdev->pasid_enabled)) return; + /* All VFs PASID should be disabled before disabling PF PASID*/ + if (atomic_read(&pdev->pasid_ref_cnt)) + return; + + if (pdev->is_virtfn) { + /* Since VF shares PASID with PF, use PF config. */ + pf = pci_physfn(pdev); + + /* Decrement PF PASID refcount */ + atomic_dec(&pf->pasid_ref_cnt); + + pdev->pasid_enabled = 0; + + return; + } + pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PASID); if (!pos) return; @@ -408,6 +452,9 @@ void pci_restore_pasid_state(struct pci_dev *pdev) if (!pdev->pasid_enabled) return; + if (pdev->is_virtfn) + return; + pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PASID); if (!pos) return; @@ -432,6 +479,9 @@ int pci_pasid_features(struct pci_dev *pdev) u16 supported; int pos; + if (pdev->is_virtfn) + pdev = pci_physfn(pdev); + pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PASID); if (!pos) return -EINVAL; @@ -488,6 +538,9 @@ int pci_max_pasids(struct pci_dev *pdev) u16 supported; int pos; + if (pdev->is_virtfn) + pdev = pci_physfn(pdev); + pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PASID); if (!pos) return -EINVAL; diff --git a/include/linux/pci.h b/include/linux/pci.h index 699c79c99a39..2a761ea63f8d 100644 --- a/include/linux/pci.h +++ b/include/linux/pci.h @@ -454,6 +454,7 @@ struct pci_dev { #endif #ifdef CONFIG_PCI_PASID u16 pasid_features; + atomic_t pasid_ref_cnt; /* Number of VFs with PASID enabled */ #endif #ifdef CONFIG_PCI_P2PDMA struct pci_p2pdma *p2pdma; -- 2.20.1