Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp3433598yba; Tue, 7 May 2019 00:49:18 -0700 (PDT) X-Google-Smtp-Source: APXvYqyMcnTr4AvgOLJCLkcD64r1WaWV/h/jowZLPU3m0pfNa2A0EpgVivTWPGYYfHWdUvbT0lDF X-Received: by 2002:a65:63c8:: with SMTP id n8mr3645260pgv.96.1557215358507; Tue, 07 May 2019 00:49:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557215358; cv=none; d=google.com; s=arc-20160816; b=1DpVPhNpxq0PWI7le6Rzwk3nAi21V5ikJmf//zGfQkxJ6b7bYXhTDPWljnda/1TmWK DeHGS7kH9CMRYfm7Y+jzDdHbSXMZ+u5KAeULxc2z2hCmFuuFKgxHG8R9RCyA5Jeg9SPD mTTmlZnfpfgXk06oe7s45Q0CO59mTxrrr3QoGL6mHv0QckHwnbun/Y2KJSmHlTDdHqtl cZi7/NlYA0AtXanwGr3cjg9WgtYGp/9Z/0m40BLZAnsop7Zp0xnrC3/6i+8/H8cVEv2u gr2f3Ouyka3+oykUpC9AfTrXGJ61nBWlJkeo0P38Z0Dr2l9MSfGVPgc9UTiMe8MosydN dTQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:to:from; bh=o1+2JGldG3o9sT/2q0Kq2VYkSuRUEdOR9bLvH6wrLBo=; b=FcVHQbUFXDlMP47KIhtTa5lJc4SEeYsLMdn59rS+ZfO5GZJmyb/rV1q44ehPL/IaAL VSMii2HJsDndSDN/0VSOuOgE0qGZuHrrEL8hphsmg69q8IiSP5B/IoBZ3P9M9Bo7pEiB D7n650w6oa3WQQT83KuLk93si9pj9zUCPTt+bLIESI625H/pTjHHB1HK5D3pK5Fk1xwf L3kwd36h8+pjuH0QnemwaLEGQcFTzR3TXUDvFsY1/PMD4HGKctaE/b/JyQgPP/ozz8jB 8OgwsfAcm7jMp8pmnk7+1KOg0Frkg+DKUfaAOtK0VQd1M3MSJ/OmSbnyoryIRMjugveS WIIQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y20si12974460pgj.578.2019.05.07.00.49.03; Tue, 07 May 2019 00:49:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727050AbfEGHrg (ORCPT + 99 others); Tue, 7 May 2019 03:47:36 -0400 Received: from honk.sigxcpu.org ([24.134.29.49]:54374 "EHLO honk.sigxcpu.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726725AbfEGHrd (ORCPT ); Tue, 7 May 2019 03:47:33 -0400 Received: from localhost (localhost [127.0.0.1]) by honk.sigxcpu.org (Postfix) with ESMTP id B6F37FB03; Tue, 7 May 2019 09:47:30 +0200 (CEST) X-Virus-Scanned: Debian amavisd-new at honk.sigxcpu.org Received: from honk.sigxcpu.org ([127.0.0.1]) by localhost (honk.sigxcpu.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id DAVuvV9XCslZ; Tue, 7 May 2019 09:47:27 +0200 (CEST) Received: by bogon.sigxcpu.org (Postfix, from userid 1000) id 0FCAB4619A; Tue, 7 May 2019 09:47:27 +0200 (CEST) From: =?UTF-8?q?Guido=20G=C3=BCnther?= To: Kishon Vijay Abraham I , Rob Herring , Mark Rutland , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Thierry Reding , =?UTF-8?q?Andreas=20F=C3=A4rber?= , Martin Blumenstingl , Heiko Stuebner , Johan Hovold , Lucas Stach , Abel Vesa , Li Jun , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Robert Chiras , Sam Ravnborg , Maxime Ripard Subject: [PATCH v10 0/2] Mixel MIPI DPHY support for NXPs i.MX8 SOCs Date: Tue, 7 May 2019 09:47:24 +0200 Message-Id: X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds initial support for the Mixel IP based mipi dphy as found on i.MX8 processors. It has support for the i.MX8MQ, support for other variants can be added - once the platform specific parts are in - via the provided devdata. The driver is somewhat based on what's found in NXPs BSP. Public documentation on the DPHY's registers is currently thin in the i.MX8 reference manuals (even on the i.MX8QXP form 11/18) so most of the values were taken from existing drivers. Newer NXP drivers have a bit more details so where possible the timings are calculated and validated. This was tested with the an initial version of a NWL MIPI DSI host controller driver https://lists.freedesktop.org/archives/dri-devel/2019-March/209685.html and a forward ported DCSS driver on linux-next 20190506. Robert Chiras (the author of the corresponding driver in NXPs vendor tree) got this driver to work in his tree as well using mxsfb: https://www.spinics.net/lists/arm-kernel/msg711950.html Changes from v9 * As per review comments from Fabio Estevam * Sort includes alphabetically * Remove excessive new lines between functions * Drop error message on devm_ioremap_resource, handled by the core already. * Don't default to it on i.MX8 * As per review comments from Sam Ravnborg * Use clearer variablenames: struct regmap *regs -> regmap void __iomem *regs -> base * Use u32 for all parameters of get_best_ratio() * Don't use non-ascii symbols in debug message * Change MODULE_LICENSE to GPL * As per review comment from Andreas Färber * Change co-authored-by: to co-developed-by: * Collect Signed-off-by from Robert Chiras Changes from v8 * Collect Reviewed-by from Rob Herring * Fix {hs,clk}_prepare vs {hs,clk}_zero debug print out Changes from v7 * As per review comments from Rob Herring * Use fsl, as vendor prefix * Drop changes to vendor-prefixes.txt due to that * Shorten mixel_dphy to dphy in the example * Fix an indentation error noticed by checkpatch that got introduced in v6 * Use lowercase letters in hex addresses in DT bindings example Changes from v6 * Depend on HAS_IOMEM (fixes a build problem on UM spotted by kbuild) Changes from v5 * Fix build problems on mips (spotted by the kbuild test robot) by using u32 consistently and long long for lp_t. Changes from v4 * Build by default on ARCH_MXC && ARM64 Changes form v3 * Check correct variable after devm_ioremap_resource * Add Robert Chiras as Co-authored-by since he's the author of the driver in NXPs BSP. Changes from v2 * As per review comments from Fabio Estevam * KConfig: select REGMAP_MMIO * Drop phy_read * Don't make phy_write inline * Remove duplicate debugging output * Comment style and typo fixes * Add #defines's for PLL lock timing values * Return correct error value when PLL fails to lock * Check error when enabling clock * Use devm_ioremap_resource * As per review comments from Robert Chiras * Deassert PD_DPHY after PLL lock (as per mixel ref manual) * Assert PD_{DPHY,PLL} before power on (as per mixel ref manual)manual * Add exit phy_op to reset CN/CM/CO Changes from v1 * As per review comments from Fabio Estevam * Kconfig: tristate mixel dphy support. * Drop unused 'ret' in mixel_dphy_ref_power_off. * Match values of DPHY_RXL{PRP,DRP} to those of https://source.codeaurora.org/external/imx/linux-imx/log/?h=imx_4.14.78_1.0.0_ga The previous values were based on 4.9. * Use resource size on devm_ioremap, we have that in dt already. * Use regmap so it's simple to dump the registers. * Use regmap_read_poll_timeout instead of open coded loop. * Add undocumented rxhs_settle register * As per review comments from Sam Ravnborg * Move driver to d/phy/freescale/ * Move SPDX-License-Identifier to top of file. * Drop '/* #define DEBUG 1 */'. * Use GPL-2.0+ since the vendor driver uses that as well. * Drop the mutex, register access is now protected by regmap. * Fix various style / indentation issues. * Check for register read, write and ioremap errors * Improve phy timing calculations * Use LP clock rate where sensible, check for errors * Use ad hoc forumulas for timings involving hs clock * Switch from dphy_ops to devdata. Other i.MX8 variants differ in register layout too * Add Mixel Inc to vendor-prefixes.txt Guido Günther (2): dt-bindings: phy: Add documentation for mixel dphy phy: Add driver for mixel mipi dphy found on NXP's i.MX8 SoCs .../bindings/phy/mixel,mipi-dsi-phy.txt | 29 + drivers/phy/freescale/Kconfig | 10 + drivers/phy/freescale/Makefile | 1 + .../phy/freescale/phy-fsl-imx8-mipi-dphy.c | 499 ++++++++++++++++++ 4 files changed, 539 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/mixel,mipi-dsi-phy.txt create mode 100644 drivers/phy/freescale/phy-fsl-imx8-mipi-dphy.c -- 2.20.1