Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp4370605yba; Sun, 12 May 2019 11:12:44 -0700 (PDT) X-Google-Smtp-Source: APXvYqxr7LlA+1VEZ08Qa2pCQ7hId15lb+6wI4e3H0M52kLxiW/bjI555uyxjm+GBWd4y6Jzkx+O X-Received: by 2002:a65:640c:: with SMTP id a12mr2554477pgv.1.1557684764213; Sun, 12 May 2019 11:12:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557684764; cv=none; d=google.com; s=arc-20160816; b=ouD/U/2XN10vXvm0Vk7IntdQBhpPDEKUQshSwY/em34CEYUmIsUr/BYbuaxXgrwzja Rz2CAavPDB6V5zuGwZPu7erdWBWa+1PzDsgi4b/Uh2wTbBG2y2471ZgiO3EogYZ/TF6z 5eGhHld7WEma2Kl6kZy+sehhBnQO1SBk+WWLKwbOF4byS9+h/UkOuzTS11EvhO/XVb+H ZS8byZc8MwNRdgh1odB6BEuM/a9/e7fPJCMIZjlJZbFe1SKLGi/jSZhCCbnyXArGTh/k T8CQ91sDb0LUO7c5ghwSl/5yJ3o845JzEjIEaubWHXoa/zD1e+3Yej3SDRjiXsDoNtrA sJfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=1WIGTjZh4mIwUZpoXVfzkYofixlglZX9sKei53EYiYk=; b=VMttMg3sMRp9sST61hPAebB9Bv9RNhwV5H2K+2zjjTEi2Z1tA+U8xC7syUqTmqzikd kPF83xAKbqgkjvehFwDb/8SZur8L4gFV+sBqMByJtmt48TlsPqelMWpN61gADpWwPTPK duPo6t0mfhKXwdQfInSQ9gcmgZpuXHMSRi16l0mpO3g/N2/0L+PUx2xVRmQgk1/9hIFl ZIwDbrP4muSkrAe7TI/tBtMmKeFVwIsSA9reyLUKV0y83jdPc+16ZFhVnsVBiVnM8WII cbOMAQ1oeZgd2xUI8cmnGIGfRp00hsLpRc0u4JlfbypGBNCNaHpSd3C4CPwlK5rxCeSh EVMw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=FNPLCR8S; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z186si13454445pgd.126.2019.05.12.11.11.50; Sun, 12 May 2019 11:12:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=FNPLCR8S; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726961AbfELRqV (ORCPT + 99 others); Sun, 12 May 2019 13:46:21 -0400 Received: from mail-wm1-f66.google.com ([209.85.128.66]:34520 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726605AbfELRqS (ORCPT ); Sun, 12 May 2019 13:46:18 -0400 Received: by mail-wm1-f66.google.com with SMTP id m20so9712326wmg.1; Sun, 12 May 2019 10:46:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=1WIGTjZh4mIwUZpoXVfzkYofixlglZX9sKei53EYiYk=; b=FNPLCR8Sd13vMzZbJg8ptcgHXtjdN1eS0ZvAd0uRFvifNg+n8JpiAcG8DD3rDOsdu3 xiheRxeCsEA5ATtOgkuuqVXHPzZJGNRMRUdPHZ1jIQu/yLNphwgNpLNI3gBGMVHQDVZv P2ULCWwuKNIltsEqQWfvKPwwloxjdzfVnyekrJRLrh2wmTakO94vwauG5Os4o1iPEvHj Q3cMxNcOEmPQWVeqM8CxPFspXuvki4g0PULvuebwMYm8rmtBFRCGGjHrEzuHtLdGv2Fb 5rhSafvgxQVouj4xJmdbx7IWn9lKFcY132hkVU6fW8iQcEfdAcTkpYXh5GP01eC4SQtu Uzig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=1WIGTjZh4mIwUZpoXVfzkYofixlglZX9sKei53EYiYk=; b=cr7WarBE0XUQn45eK53mG/FbgQ0XKLYs8ofz8p9493+mKah3RL3dleGQdggWzoIIlb NyOSlPx41QvhXdgepHr2ThlsXPCAwpoEquyIJJ1hETad5TGy4M76JvGT5FeFDeCXcFUZ w8it2FX/iV+bVrZ/pXYkfZmrezYQqCvVNnqtaI5EyfFAmLrm+pdWYM69DoWvxkJBq/Fp E8AqlgOGB0juszUJ6i8NvTIMswSTNQp5zHxID1pNX3O58TzaQcRV/yIwjbz0FNRfZHXe 1rmd75ieMo2EfgpZ4qK6wPnuP36ic+IA0dmFW9vb+J+/PMCn4Kvf72Qc0YoBmMHAGlpe 6XDg== X-Gm-Message-State: APjAAAXecRZm9BDTJRXEaSLF66s6rVrapUjbwGBfIxy3nJ/Pxyy6Dbnr xAVKigN8llQESwP10QETaKA= X-Received: by 2002:a1c:a684:: with SMTP id p126mr8448133wme.101.1557683176596; Sun, 12 May 2019 10:46:16 -0700 (PDT) Received: from localhost.localdomain ([2a01:e0a:1f1:d0f0::4e2b:d7ca]) by smtp.gmail.com with ESMTPSA id d14sm9090558wre.78.2019.05.12.10.46.15 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 12 May 2019 10:46:15 -0700 (PDT) From: peron.clem@gmail.com To: David Airlie , Daniel Vetter , Rob Herring , Mark Rutland , Maxime Ripard , Chen-Yu Tsai Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@googlegroups.com, Neil Armstrong , Kevin Hilman Subject: [PATCH v4 1/8] dt-bindings: gpu: mali-midgard: Add resets property Date: Sun, 12 May 2019 19:46:01 +0200 Message-Id: <20190512174608.10083-2-peron.clem@gmail.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190512174608.10083-1-peron.clem@gmail.com> References: <20190512174608.10083-1-peron.clem@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Neil Armstrong The Amlogic ARM Mali Midgard requires reset controls to power on and software reset the GPU, adds these as optional in the bindings. Signed-off-by: Neil Armstrong Reviewed-by: Rob Herring Signed-off-by: Kevin Hilman --- .../devicetree/bindings/gpu/arm,mali-midgard.txt | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt b/Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt index 18a2cde2e5f3..1b1a74129141 100644 --- a/Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt +++ b/Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt @@ -37,6 +37,20 @@ Optional properties: - operating-points-v2 : Refer to Documentation/devicetree/bindings/opp/opp.txt for details. +- resets : Phandle of the GPU reset line. + +Vendor-specific bindings +------------------------ + +The Mali GPU is integrated very differently from one SoC to +another. In order to accomodate those differences, you have the option +to specify one more vendor-specific compatible, among: + +- "amlogic,meson-gxm-mali" + Required properties: + - resets : Should contain phandles of : + + GPU reset line + + GPU APB glue reset line Example for a Mali-T760: -- 2.17.1