Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp372363yba; Wed, 15 May 2019 02:57:47 -0700 (PDT) X-Google-Smtp-Source: APXvYqzbGoPMyWU2Jw61Oo5MCL6iM2q4ryYdkSWk6Xg07hj1P/Y4iXF5UzphWx7w95e4DoL7QGOr X-Received: by 2002:aa7:998d:: with SMTP id k13mr33137916pfh.217.1557914266966; Wed, 15 May 2019 02:57:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557914266; cv=none; d=google.com; s=arc-20160816; b=qpQVGYG7gitqlsf4KYXNyWCZsWN0x+0GqOStagzGbw295tKLhv6rR0pHBQLAO2tVwN yCYHKUWObXZ4URSBHJdm9mTmJKwnglfr2F2BJVp2mYDhGOJw4ns1pz0TBdYZBRpKSbq7 V5ACwRfZ50t3FZUlHI2qMjw7UJWUZnSKrTMocStag3D/FGrLta6H8JImHT8imF1+Ddmw nYeS9JrhtRFzZhmRyMnKv4dyFuhrN4xLIrlvU5xI9VyZqfBTpExqIA1mCf6wzP0lpSwt f7U7mrd6NqBTcr3hbaM9FEFdLgny9stI/TDScVMN62xxpC0/kzqAqu/uFouw+2qWAUe+ lk7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=Z/PxU7IOgFaM/vpcRB7+25UT92kn0Avb7GExq6eQckE=; b=vPeFLzmurSnJ/MOl4ySjNGFX/MKKteFIkbZSmzQbO5kbupLRBvDlABFmnbDj7tVigm KJ/H/+rYMieyJUtN9hfNI8akRYPOWtPnIX3U6WyMFMfy7IleQUtC+idQNGJAAxrEDq/n lPrNTZyQEOeeea2fz9phAYUDSWQosNbfR8aO83ZFsFpgrWeyGJJLt404iixgQPPAZ/rF KGtglla7GEwnJ2c22pYlaB+F+3S7IPS1SG6n+G3HkqBNY+j6iRKOsrvcuqDtDe4jRfC3 25gHKH/dOSaw0LdWriNx8MYHtixCd/w1Se6ly45h0i02+3q8fbQ4jPihrcr5TnnLd6Ro Ls6w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UPfTU82i; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 61si1418816plr.51.2019.05.15.02.57.32; Wed, 15 May 2019 02:57:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=UPfTU82i; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726490AbfEOJ41 (ORCPT + 99 others); Wed, 15 May 2019 05:56:27 -0400 Received: from mail-vs1-f68.google.com ([209.85.217.68]:46357 "EHLO mail-vs1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726319AbfEOJ41 (ORCPT ); Wed, 15 May 2019 05:56:27 -0400 Received: by mail-vs1-f68.google.com with SMTP id e2so1261084vsc.13 for ; Wed, 15 May 2019 02:56:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=Z/PxU7IOgFaM/vpcRB7+25UT92kn0Avb7GExq6eQckE=; b=UPfTU82iv2+QSBeDe9ByO5SIbVG/hJicOeB1sIQMcwRi5hIGPhnXJ9ts5oKGVhx3PS TvcreLnXy/bJb/VDf+ZKo4/DuZZPww1U0jRY0Le3X64RE6EQLLQDDj0OMFzQZzF1bO3i tOovIGbRlH8KsDvUDGs4gpxPe9mxXG4PRclFLGJ6Fcm6kQktQhq62SGSbnSX1FmJB8cl Lo/H2d9FvINiDP9SIsf6MeqBTOcoI/GAy7X9MtOfgx+d2QhvrEg+loPRWRmwWMma/0rT 2myYIQ+Xp/lly3LJGwGmXIV7qGo2U62kKXoiAq0duOF/HV9toAqd5g0AW1PoyT41l2DQ w8Ag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=Z/PxU7IOgFaM/vpcRB7+25UT92kn0Avb7GExq6eQckE=; b=jAAYKH5F9hKSkSpBfkdMBeYTTI4tD+HE59iE1uqjKLNA2EaiFPlf3ooIKLpS6ot8tk iG0dgbhrwiJrjIWqKNpF9jg5eeg4G6B3Ip03PAu2Tr66N0XxydgK47Bs7STdAYBjAHHm acj8xFtYVm4pwYBQ1PvcXvUEgq1Ynw6JWPJUJo3h3LYEbHNc2W0HCb6txolqTJt4qehS YUSUoA8aVvZRo9KnW6zEZl4D+m8gc8fWbQeeBAO9t+gqZ/6oNj0zyhFImswot3h95KpV WPRXnCYr7klng+WCJFkayQyxylRWeHkTLLCloGDtIpm3+sdwl7/2dcy1fjqkLmxNwJyr 8uBw== X-Gm-Message-State: APjAAAUnmnzLJkgIpNR56B4aERrDi8UDxc45T06u0FjAbb5M0pd0oECH KAvlZG/HnbXqbvRzq55YUDVtZbucTVLAiaZfujJjaQ== X-Received: by 2002:a67:dc98:: with SMTP id g24mr8902213vsk.27.1557914186011; Wed, 15 May 2019 02:56:26 -0700 (PDT) MIME-Version: 1.0 References: <20190508145600.GA26843@centauri> <20190510091158.GA10284@e107155-lin> <20190513094935.GA4885@e107155-lin> In-Reply-To: <20190513094935.GA4885@e107155-lin> From: Amit Kucheria Date: Wed, 15 May 2019 15:26:14 +0530 Message-ID: Subject: Re: [PATCH] arm64: dts: qcom: qcs404: Add PSCI cpuidle support To: Sudeep Holla Cc: Niklas Cassel , Lorenzo Pieralisi , Andy Gross , David Brown , Rob Herring , Mark Rutland , Jorge Ramirez-Ortiz , Lina Iyer , Ulf Hansson , Bjorn Andersson , linux-arm-msm , DTML , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 13, 2019 at 3:19 PM Sudeep Holla wrote: > > On Fri, May 10, 2019 at 11:58:40PM +0530, Amit Kucheria wrote: > > On Fri, May 10, 2019 at 2:54 PM Sudeep Holla wrote: > > > > > [...] > > > > > > > Yes entry-method="psci" is required as per DT binding but not checked > > > in code on arm64. We have CPU ops with idle enabled only for "psci", so > > > there's not need to check. > > > > I don't see it being checked on arm32 either. > > > > arm_cpuidle_get_ops in arch/arm/kernel/cpuidle.c checks the method, has > to match "psci" for drivers/firmware/psci.c to work on arm32 That is a check for the enable-method, not entry-method. We don't check for entry-method anywhere, AFAICT. > [...] > > > > > > > Why do you want to deprecated just because Linux kernel doesn't want to > > > use it. That's not a valid reason IMO. > > > > Fair enough. Just want to make sure that it isn't some vestigial > > property that was never used. Do you know if another OS is actually > > using it? > > > > Not that I am aware of. But Linux uses it on arm32, so it's not entirely > unused. entry-method is not read in Linux code (see above). > > > > Do we expect to support PSCI platforms that might have a different > > > > entry-method for idle states? > > > > > > Not on ARM64, but same DT bindings can be used for idle-states on > > > say RISC-V and have some value other than "psci". > > > > Both enable-method and entry-method properties are currently only used > > (and documented) for ARM platforms. Hence this discussion about > > deprecation of one of them. > > > > Yes, it's used on arm32 as mentioned above. Only enable-method is checked. > > > > Should I whip up a patch removing entry-method? Since we don't check > > > > for it today, it won't break the old DTs either. > > > > > > > > > > Nope, I don't think so. But if it's causing issues, we can look into it. > > > I don't want to restrict the use of the bindings for ARM/ARM64 or psci only. > > > > Only a couple of minor issues: > > 1. There is a trickle of DTs that need fixing up every now and then > > because they don't use entry-method in their idle-states node. Schema > > validation ought to fix that. > > I understand, scheme should fix it. This is not just restricted to this, > it's generic DT problem. So let's hope we get schema based validation soon. > > > 2. A property that isn't ready by any code is a bit confusing. Perhaps > > we can mention something to the effect in the documentation? > > > > Not entirely true. We have quite a lot of bindings that are added just > because downstream drivers use e.g. GPU and even standard ePAPR or DT > specification has lots of bindings which OS like Linux may choose > not to use at all. Same applies to ACPI, so I am not for removing bindings > just because there are no users in Linux. That is a fair point. But in those cases, the binding is probably used by another OS. entry-method seems to an example of one that isn't used by Linux or other OSes. Regards, Amit