Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp719282yba; Wed, 15 May 2019 08:47:39 -0700 (PDT) X-Google-Smtp-Source: APXvYqxXv3/H0ltJPCHIOzY9trEE6HuK2JsDyNqPGMfdjOQqQ/XzaZTum2zb02THEcbGYQj/dnF3 X-Received: by 2002:a63:7c54:: with SMTP id l20mr41790068pgn.167.1557935258985; Wed, 15 May 2019 08:47:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557935258; cv=none; d=google.com; s=arc-20160816; b=K7zeQFtHOVnrbJWnj9ZqafPtED2aG9s7KFiCQSzfl4tLnbWkrNJs/eihq/r60Bv6Do /mqZm4qsnImcrrc85nRdROJ0XBOIVp/jTjs4OXWwFwujJJEPQ64gx25rqQYBbKpIxSsa geXgbC1BdkId0IQ6ZvXA1pVb2WrVsGF6l/pbz2ugrDRzRfr7lG6s0s7PHnQVSGUQmoQH qcHPpsNcA51J8t1ShRFxsx+NjrqIOjyifavuosoN7hY25aKr9m/pFh6ZTStMwNrPw/gX z5bojN3EkUdNSX8GH51lAYJJpeZj8y5XTDCnajYlHd5c+EngdkCs9W9dwvJf+YmGwkXR u+hg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-transfer-encoding:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=jYLNggbvhwjb9pvrmUaVyjrEXGQxrnzTHMZdll5nH7w=; b=K6Ej5DfRjTKty20h0zbkTQ9NS867HD02x4Y+XOspwPhKCDnRrvuR2iDKGg/jTGRnqk rabC8AIYeDAfXyI1eJmigh6gRfs0BX/UPcFCCtS/Wq8PxNiZuh/Sq0wffZXHWIyvhQ9+ Ex5kRlAHy+oCwi9LBtT1PH7OHWkRSL4VxewTLli5G6xDND1TNdmevpMwZgfhMTd7FbRh 8vmrOONtuuleE/fNyz1w3vyMiJF0RcS8HpZfE2jTnJfilYTKsFD4Sa5Bue7qAX/ndQQ4 TbWTXFxU+O0WdyzT8bO42xlg/Ju/t2crKq4mDW9Xo47xCqLpCq1CnBRuK/AHCI5o8wFY uKLg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f23si2040918pgv.21.2019.05.15.08.47.23; Wed, 15 May 2019 08:47:38 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728100AbfEOPpd (ORCPT + 99 others); Wed, 15 May 2019 11:45:33 -0400 Received: from foss.arm.com ([217.140.101.70]:47338 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726335AbfEOPpd (ORCPT ); Wed, 15 May 2019 11:45:33 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id D6B62374; Wed, 15 May 2019 08:45:32 -0700 (PDT) Received: from e110455-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A74493F703; Wed, 15 May 2019 08:45:32 -0700 (PDT) Received: by e110455-lin.cambridge.arm.com (Postfix, from userid 1000) id 0FDFD68240D; Wed, 15 May 2019 16:45:31 +0100 (BST) Date: Wed, 15 May 2019 16:45:31 +0100 From: "liviu.dudau@arm.com" To: Wen He Cc: "dri-devel@lists.freedesktop.org" , "linux-kernel@vger.kernel.org" , Leo Li Subject: Re: [v1] drm/arm/mali-dp: Disable checking for required pixel clock rate Message-ID: <20190515154530.GX15144@e110455-lin.cambridge.arm.com> References: <20190515024348.43642-1-wen.he_1@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20190515024348.43642-1-wen.he_1@nxp.com> User-Agent: Mutt/1.11.4 (2019-03-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Wen, On Wed, May 15, 2019 at 02:42:08AM +0000, Wen He wrote: > Disable checking for required pixel clock rate if ARCH_LAYERSCPAE > is enable. > > Signed-off-by: Alison Wang > Signed-off-by: Wen He > --- > change in description: > - This check that only supported one pixel clock required clock rate > compare with dts node value. but we have supports 4 pixel clock > for ls1028a board. So, your DT says your pixel clock provider is a fixed clock? If you support more than one rate, you should instead use a real provider for it. How do you support the 4 pixel clocks? Also, not sure what the paragraph above is meant to be. Should it be part of the commit message? Best regards, Liviu > drivers/gpu/drm/arm/malidp_crtc.c | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/drivers/gpu/drm/arm/malidp_crtc.c b/drivers/gpu/drm/arm/malidp_crtc.c > index 56aad288666e..bb79223d9981 100644 > --- a/drivers/gpu/drm/arm/malidp_crtc.c > +++ b/drivers/gpu/drm/arm/malidp_crtc.c > @@ -36,11 +36,13 @@ static enum drm_mode_status malidp_crtc_mode_valid(struct drm_crtc *crtc, > > if (req_rate) { > rate = clk_round_rate(hwdev->pxlclk, req_rate); > +#ifndef CONFIG_ARCH_LAYERSCAPE > if (rate != req_rate) { > DRM_DEBUG_DRIVER("pxlclk doesn't support %ld Hz\n", > req_rate); > return MODE_NOCLOCK; > } > +#endif > } > > return MODE_OK; > -- > 2.17.1 > -- ==================== | I would like to | | fix the world, | | but they're not | | giving me the | \ source code! / --------------- ¯\_(ツ)_/¯