Received: by 2002:a25:4158:0:0:0:0:0 with SMTP id o85csp1655939yba; Fri, 17 May 2019 03:06:12 -0700 (PDT) X-Google-Smtp-Source: APXvYqz+cUuCpYNRyrP4NZPdVS/8rpVtxjbHphsl+pBdCJ9sWdC4Rj1YxNSKJR6NAZDFqLgpsTHc X-Received: by 2002:aa7:820c:: with SMTP id k12mr59855978pfi.177.1558087572660; Fri, 17 May 2019 03:06:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558087572; cv=none; d=google.com; s=arc-20160816; b=z2gYVkjr3mcuNtV6WDedS5FlYZrezOhI0IMocyJvr/g96AFruJcLs/YqTUVeeR7mTL QJx+nu9jFeFRvMiiKF0xliJNMW/BlvW3DWOyRpeI2ybmnNE6wyPPVfSHA8jTvqUVzPnG WbTUaLDnIXPTrd0sQfdmK5CeUOU7qIVg1XS88ynxohSVgfPeUt3wRlCzudUdzuVytRVf P6zPb6tyXxNsxRzYO0BwOEZbUpgIS/w/p8SprYcGCfIamoK2WCdOWLRExydlt3BuTtpy XtZR0c3yOMViTNqXNHpzhNqlfSZZPOIGM74NL0dFjzrQ02Nmnt+NtcqNz6EgbrwmC4CS GsVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id; bh=WTGsEdsMJQzAhAfy56QfIexXPbn+Yxd6NJpQnhp7A1E=; b=uoFctb5PBY2mzCSr01zFiG2CA2Dyl1OZFYUYfmxWzAqiG4VVG173+KvIEE2cN25heG jGPys3jdShvAC5lup1G5agavGj0R+ydiHW+RwbyGLX/JDQZibBWNJwxeYSmhscr4CRpB JiYNZVgh/hX5JM+kWL2N/0QvjPBo7RypVqDA/U8gsTnZTwSE4bGgr3TuAs/YaxyAhEyp 6/p3fert1GjER0exahc60sQEEhquOUjeatyQ8nIHsS221crwIhEk3b6i0kfuPQ2SPBy3 tIq1a3tDdP/to56tcZ6jYC3HeYE4QTOYy6ofPYJc1OIKJ9d0Pl3lPh4TaWUB0MlD8NgE qW6A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c18si8762732pfp.284.2019.05.17.03.05.57; Fri, 17 May 2019 03:06:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728535AbfEQJFq (ORCPT + 99 others); Fri, 17 May 2019 05:05:46 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:64726 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727338AbfEQJFq (ORCPT ); Fri, 17 May 2019 05:05:46 -0400 X-UUID: 7e0adf44dfaf4e61a3e5cfc579ddbcb2-20190517 X-UUID: 7e0adf44dfaf4e61a3e5cfc579ddbcb2-20190517 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 492930839; Fri, 17 May 2019 17:05:35 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs03n1.mediatek.inc (172.21.101.181) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 17 May 2019 17:05:34 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 17 May 2019 17:05:34 +0800 Message-ID: <1558083934.29098.6.camel@mtksdaap41> Subject: Re: [PATCH v3 09/13] [media] mtk-mipicsi: add ISR for writing the data to buffer From: CK Hu To: Stu Hsieh CC: Mauro Carvalho Chehab , Rob Herring , Mark Rutland , "Matthias Brugger" , , , , , , Date: Fri, 17 May 2019 17:05:34 +0800 In-Reply-To: <1557814430-9675-10-git-send-email-stu.hsieh@mediatek.com> References: <1557814430-9675-1-git-send-email-stu.hsieh@mediatek.com> <1557814430-9675-10-git-send-email-stu.hsieh@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Stu: On Tue, 2019-05-14 at 14:13 +0800, Stu Hsieh wrote: > This patch add ISR for writing the data to buffer > > When mipicsi HW complete to write the data in buffer, > the interrupt woulb be trigger. > So, the ISR need to clear interrupt status for next interrupt. > > Signed-off-by: Stu Hsieh > --- > .../media/platform/mtk-mipicsi/mtk_mipicsi.c | 110 ++++++++++++++++++ > 1 file changed, 110 insertions(+) > > diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c > index 44c01c8d566b..af5655345754 100644 > --- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c > +++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c > @@ -36,6 +36,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -93,6 +94,8 @@ > #define CAMSV_MODULE_EN 0x10 > #define CAMSV_FMT_SEL 0x14 > #define CAMSV_INT_EN 0x18 > +#define CAMSV_INT_STATUS 0x1C > +#define PASS1_DONE_STATUS 10 > #define CAMSV_SW_CTL 0x20 > #define CAMSV_CLK_EN 0x30 > > @@ -122,6 +125,8 @@ struct mtk_mipicsi_dev { > struct platform_device *pdev; > unsigned int camsv_num; > struct device *larb_pdev; > + unsigned int irq[MTK_CAMDMA_MAX_NUM]; > + bool irq_status[MTK_CAMDMA_MAX_NUM]; > void __iomem *ana; > void __iomem *seninf_ctrl; > void __iomem *seninf; > @@ -132,6 +137,7 @@ struct mtk_mipicsi_dev { > spinlock_t lock; > spinlock_t queue_lock; > struct mtk_mipicsi_buf cam_buf[MAX_BUFFER_NUM]; > + bool is_enable_irq[MTK_CAMDMA_MAX_NUM]; Useless, so remove it. > bool streamon; > unsigned int link; > u8 link_reg_val; > @@ -911,9 +917,96 @@ static const struct dev_pm_ops mtk_mipicsi_pm = { > mtk_mipicsi_pm_resume, NULL) > }; > > +static int get_irq_channel(struct mtk_mipicsi_dev *mipicsi) > +{ > + int ch; > + u32 int_reg_val; > + > + for (ch = 0; ch < mipicsi->camsv_num; ++ch) { > + int_reg_val = readl(mipicsi->camsv[ch] + CAMSV_INT_STATUS); > + if ((int_reg_val & (1UL << PASS1_DONE_STATUS)) != 0UL) > + return ch; > + } > + > + return -1; > +} > + > +static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi) > +{ > + unsigned int i = 0U; > + struct mtk_mipicsi_buf *new_cam_buf = NULL; > + struct mtk_mipicsi_buf *tmp = NULL; > + unsigned int index = 0U; > + unsigned int next = 0U; > + > + for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i) > + mipicsi->irq_status[i] = false; > + > + i = 0; > + > + /* only one buffer left */ > + if ((&(mipicsi->fb_list))->next->next == &(mipicsi->fb_list)) > + return; > + > + /*for each fb_lst 2 times to get the top 2 buffer.*/ > + list_for_each_entry_safe(new_cam_buf, tmp, > + &(mipicsi->fb_list), queue) { > + if (i == 0U) { > + index = new_cam_buf->vb->index; > + } else { > + next = new_cam_buf->vb->index; > + break; > + } > + ++i; > + } > + > + /* > + * fb_list has one more buffer. Free the first buffer to user > + * and fill the second buffer to HW. > + */ > + vb2_buffer_done(mipicsi->cam_buf[index].vb, > + VB2_BUF_STATE_DONE); > + > + list_del_init(&(mipicsi->cam_buf[index].queue)); > +} > + > +static irqreturn_t mtk_mipicsi_isr(int irq, void *data) > +{ > + > + struct mtk_mipicsi_dev *mipicsi = data; > + unsigned long flags = 0; > + int isr_ch; > + u8 irq_cnt = 0, i = 0; > + > + spin_lock_irqsave(&mipicsi->lock, flags); > + > + isr_ch = get_irq_channel(mipicsi); I think you should pass data as camsv instance, so you need not to search the camsv instance, and each camsv instance could pointer to the same misicsi instance. > + if (isr_ch < 0) { > + spin_unlock_irqrestore(&mipicsi->lock, flags); > + return IRQ_HANDLED; > + } > + > + /* clear interrupt */ > + writel(1UL << PASS1_DONE_STATUS, > + mipicsi->camsv[isr_ch] + CAMSV_INT_STATUS); > + mipicsi->irq_status[isr_ch] = true; > + for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i) { > + if (mipicsi->irq_status[i]) > + ++irq_cnt; > + } > + > + if (irq_cnt == mipicsi->link) > + mtk_mipicsi_irq_buf_process(mipicsi); I think mtk_mipicsi_irq_buf_process() should not be processed in irq handler. In irq handler, do as few things as possible. Regards, CK > + spin_unlock_irqrestore(&mipicsi->lock, flags); > + > + return IRQ_HANDLED; > +} > + > static int seninf_mux_camsv_node_parse(struct mtk_mipicsi_dev *mipicsi, > int index) > { > + int ret; > + int irq; > struct clk *clk = NULL; > struct device *dev = NULL; > struct resource *res = NULL; > @@ -951,6 +1044,23 @@ static int seninf_mux_camsv_node_parse(struct mtk_mipicsi_dev *mipicsi, > } > mipicsi->clk[index] = clk; > > + irq = of_irq_get(np, 0); > + if (irq <= 0) { > + dev_err(dev, "get irq fail in %s node\n", np->full_name); > + return -ENODEV; > + } > + mipicsi->irq[index] = irq; > + > + ret = devm_request_irq(dev, irq, > + mtk_mipicsi_isr, 0, > + mipicsi->drv_name, mipicsi); > + if (ret != 0) { > + dev_err(dev, "%s irq register failed\n", np->full_name); > + return -ENODEV; > + } > + disable_irq(mipicsi->irq[index]); > + mipicsi->irq_status[index] = false; > + > res = platform_get_resource(camdma_pdev, IORESOURCE_MEM, 0); > if (res == NULL) { > dev_err(dev, "get seninf_mux memory failed in %s node\n",