Received: by 2002:a17:90a:2044:0:0:0:0 with SMTP id n62csp538251pjc; Mon, 20 May 2019 11:28:09 -0700 (PDT) X-Google-Smtp-Source: APXvYqyif+M9w+697ng8ktzyh290OnmQFvm+OPnVmClOp5R3HzDno6ouCxklO7rpGO4qRUZnucuC X-Received: by 2002:a62:1ec3:: with SMTP id e186mr35730611pfe.197.1558376889463; Mon, 20 May 2019 11:28:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558376889; cv=none; d=google.com; s=arc-20160816; b=F4t8a/WkFm0RC0yPG3n/1V30l/BxslurUedIBz2mktN2LskWd+Chq2hIG8V3zvI0YH gc6D5MG2PccRkntfCjMmboUG5Uq964v0hhPMgieeDYYGlVWf8IfktYXqhNCb7nxcuqA9 e9/cDRxf7/HIRXpXyNcHTYI/BqKteIzvaQhjc5/rbjwn9HaVxBeUbk8xChGUdP7SS9ea NA0/N6lFfJccpnQdFJ8ohP8igSYcRd/57ZOF6QY1Jc534ORHOcJeUj6Z1kIxq8GT0JKT hevvpTyFGKvjebBRx3tG2oTjTasnbqpSW+TlJmMst3k4GZ0ysEMlSmbdtK4EZYLEgI8a 5zoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=wmqIFp4icfZnPyLg0HDy/kQuXw1sl4wbvoppE+mg+DQ=; b=Pk+L2w69R//rFNPBvNSkRNKNTGh5kBkqKFYfllWunFU5U3QArzkqQUUML7nllJnF5x lu1iK1TzpSQILqyZvvTweuZHPNEs1FXiUF7VgEtZ3Pu1O3diK6mxQoV3wRaUOJriut5u 1ivf1hUFk9Lt+5ZwJwAL4XXLbgLMV/r/YBBsPpsIoaq+FPvZwquwqHYnDmtigtllUWA3 dgOedMV7LQS9oj0BLLMPMhipjwc2pulBb7+amR4zaDBwscynXEjn+7fuCDT6Kh0W/hOr A0a6N3wvXRK8Y59BNOyqF7xnmxDL0imR/sJnVygenUzFY4vhYGj+2T0YBFfpahKCSghy FBrg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=WUdWnpkX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t19si18163289pgv.91.2019.05.20.11.27.54; Mon, 20 May 2019 11:28:09 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=WUdWnpkX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726011AbfETSZb (ORCPT + 99 others); Mon, 20 May 2019 14:25:31 -0400 Received: from mail-io1-f66.google.com ([209.85.166.66]:46626 "EHLO mail-io1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725763AbfETSZa (ORCPT ); Mon, 20 May 2019 14:25:30 -0400 Received: by mail-io1-f66.google.com with SMTP id q21so11771514iog.13 for ; Mon, 20 May 2019 11:25:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=wmqIFp4icfZnPyLg0HDy/kQuXw1sl4wbvoppE+mg+DQ=; b=WUdWnpkXzLNbxpHv+XgWjZePSEtfJ3srhIv06ANnSQGqGE9T45z1W4UcleITOKhkYa ibsbnPPzo1s+D2G4L2ovyC3a0yd/b1a/gaMECFo2cIV7ytvDOQnBxvEq8/xzd+v2WbFT j/KoKHbpNI2e9lnEHGcBVc106hs3Z1IpolmHudPXXUDSb5kvc7i72xOYoUUku+vIu5UT sgzSJvmRVqF7L9LFGEX3arbANBgDgaSI6QdrjzA+w7i+2BHepr67CP567+9RTmTI9od7 /Wjx1hfrFI0aBhPBIDiUwXgGNiKUGBfk/zAs0jA1D48EM3R2jPNyCa1ijcVeQ2Nxx4eL tE1w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=wmqIFp4icfZnPyLg0HDy/kQuXw1sl4wbvoppE+mg+DQ=; b=O7+3iRv+xI5gRvCduzxBsJYooQ5wJKko0tzHpNQ0A0JQ8WssJjxCRmbMCR7h2J1goV rLnKMIaHpwIMThT3Qn1RYdDwm9lIuyU3klxQVWASgb++i5sjYZsz0v5+gNhfaJOFN7tD /2oPZKGb9FeZZhv1Fy4i6eZSXc50Lq1pgpkuwGXggulzcld3EAXXGnHUHaO5IEtJqqR+ mR5lZsSQvo17flcbHQeaTKx1GDsv3N843DIVc7TyJ/A2ZCD8JHxxQR5ojpJUSwqQlrE6 iqGooKdqgK2gzdEbdFS8dtOlhKHBYMXiBFOE9OayoNcfZl33VW7KdIIDGoA3hR4ntzDZ A6zw== X-Gm-Message-State: APjAAAWt2TFZvtY0b6F3cwOFhtZbYAkCxp2vHW68W6HSQRHQqk1vGqEj l5NTfAJ9v/Nnw79yH1CU+2FHxQ== X-Received: by 2002:a6b:7008:: with SMTP id l8mr41127535ioc.210.1558376729850; Mon, 20 May 2019 11:25:29 -0700 (PDT) Received: from viisi.lan (c-73-95-159-87.hsd1.co.comcast.net. [73.95.159.87]) by smtp.gmail.com with ESMTPSA id m25sm137862iti.24.2019.05.20.11.25.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 20 May 2019 11:25:29 -0700 (PDT) From: Paul Walmsley To: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Paul Walmsley , Wesley Terpstra Subject: [PATCH] riscv: include generic support for MSI irqdomains Date: Mon, 20 May 2019 11:25:28 -0700 Message-Id: <20190520182528.10627-1-paul.walmsley@sifive.com> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some RISC-V systems include PCIe host controllers that support PCIe message-signaled interrupts. For this to work on Linux, we need to enable PCI_MSI_IRQ_DOMAIN and define struct msi_alloc_info. Support for the latter is enabled by including the architecture-generic msi.h include. Based on a patch from Wesley Terpstra : https://github.com/riscv/riscv-linux/commit/7d55f38fb79f459d2e88bcee7e147796400cafa8 Signed-off-by: Paul Walmsley Signed-off-by: Paul Walmsley Cc: Wesley Terpstra --- arch/riscv/include/asm/Kbuild | 1 + drivers/pci/Kconfig | 2 +- 2 files changed, 2 insertions(+), 1 deletion(-) diff --git a/arch/riscv/include/asm/Kbuild b/arch/riscv/include/asm/Kbuild index 3d019e062c6f..b0a9fa34be5a 100644 --- a/arch/riscv/include/asm/Kbuild +++ b/arch/riscv/include/asm/Kbuild @@ -20,6 +20,7 @@ generic-y += kvm_para.h generic-y += local.h generic-y += local64.h generic-y += mm-arch-hooks.h +generic-y += msi.h generic-y += percpu.h generic-y += preempt.h generic-y += sections.h diff --git a/drivers/pci/Kconfig b/drivers/pci/Kconfig index 2ab92409210a..beb3408a0272 100644 --- a/drivers/pci/Kconfig +++ b/drivers/pci/Kconfig @@ -52,7 +52,7 @@ config PCI_MSI If you don't know what to do here, say Y. config PCI_MSI_IRQ_DOMAIN - def_bool ARC || ARM || ARM64 || X86 + def_bool ARC || ARM || ARM64 || X86 || RISCV depends on PCI_MSI select GENERIC_MSI_IRQ_DOMAIN -- 2.20.1