Received: by 2002:a25:86ce:0:0:0:0:0 with SMTP id y14csp471107ybm; Mon, 20 May 2019 20:41:37 -0700 (PDT) X-Google-Smtp-Source: APXvYqwsFdGzbaE5O7/wr1kt6GV2mpQVPp83T1k0Rkdsre3aTg3TLavPBRMTDcMHA+F3A2BhotOw X-Received: by 2002:a62:c4:: with SMTP id 187mr73127098pfa.55.1558410097269; Mon, 20 May 2019 20:41:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558410097; cv=none; d=google.com; s=arc-20160816; b=U+d8oFIBOkz2kUybk/KVGQkaMs/EiVQGvjrMvGQBWDHaOtq8JIKIEZNNbQZuOgKDvi SKq8Pg4uq/N0ugvTlSLtM+ksJ5qQaQeMcsg7CkwDuJRFHPjxgDhdFS0cGpTsXsq8ILH5 NPYqCQdzuaIV8IIUxsvK8Wj3EzaEwAH02Uz6eFYpuEIG33/S+tz3q2C9gErx8Ov5e9qO tR6CZTYnPZ6I/59IAillv0heVug9gPqWB5Rtn9kjns7WKqwzu/U1xHNzuLBlp/JsWWx4 FXtoijRp4vhvYPfIALM6OPomMd/HN1zvF0LoIcrcdk5PB/VItQUZRFdWIhEtMfSr5osW G4Eg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=01+7G45Qr98XSHfrx0+fGXE7JVrT0l2vpEQKfdTo7dg=; b=JKh1ALTLrDQR3w7M1rQ3lIXTUV0Nva2XKjWUaQ34HpZ1MPbEPw/QoPdxbfutsuoogV CY+fnru3uJrMja9Pi4TitEGvTIfxArM5aX0nPC3qh339NN/MdJHo0PEUsIm/MzU3kUBv UiVjdb5jUICkv5FP/2rm9UCvnoQ+YSPo4BZcj8KFyba1TYDSzHm0tZR/AuwpLAs5Uu1E 5NP/QdM8NDjU71TPwla5le8zLwVEmiHbPd4rGwS6afOdtuG5wQ7u/YFNhQrBXxV42cat RHqA+9oTztJjmCy58+qiBXwGPEqrqnYoeMRp+o3rKVwBTT48ZpGsySB3QVNfUarx3qhr HXEA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f71si18790011pgc.150.2019.05.20.20.41.22; Mon, 20 May 2019 20:41:37 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727108AbfEUDkU (ORCPT + 99 others); Mon, 20 May 2019 23:40:20 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:19944 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726335AbfEUDkT (ORCPT ); Mon, 20 May 2019 23:40:19 -0400 X-UUID: 33c3fde398294b73ab9909cf30ce4232-20190521 X-UUID: 33c3fde398294b73ab9909cf30ce4232-20190521 Received: from mtkmrs01.mediatek.inc [(172.21.131.159)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 367033608; Tue, 21 May 2019 11:40:14 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs02n2.mediatek.inc (172.21.101.101) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 21 May 2019 11:40:12 +0800 Received: from mtkslt303.mediatek.inc (10.21.14.116) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 21 May 2019 11:40:12 +0800 From: Erin Lo To: Nicolas Boichat , Matthias Brugger , Stephen Boyd CC: , , , , , srv_heupstream , Erin Lo Subject: [PATCH] clk: mediatek: Remove MT8183 unused clock Date: Tue, 21 May 2019 11:40:01 +0800 Message-ID: <20190521034001.53365-1-erin.lo@mediatek.com> X-Mailer: git-send-email 2.18.0 MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 97CAF9D7C80D56F8BE6033CF8E65B654151A3B10C79D90FE75D003E4E7EEA6182000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Remove MT8183 sspm clock Signed-off-by: Erin Lo --- This clock should only be set in secure world. --- drivers/clk/mediatek/clk-mt8183.c | 19 ------------------- 1 file changed, 19 deletions(-) diff --git a/drivers/clk/mediatek/clk-mt8183.c b/drivers/clk/mediatek/clk-mt8183.c index 9d8651033ae9..1aa5f4059251 100644 --- a/drivers/clk/mediatek/clk-mt8183.c +++ b/drivers/clk/mediatek/clk-mt8183.c @@ -395,14 +395,6 @@ static const char * const atb_parents[] = { "syspll_d5" }; -static const char * const sspm_parents[] = { - "clk26m", - "univpll_d2_d4", - "syspll_d2_d2", - "univpll_d2_d2", - "syspll_d3" -}; - static const char * const dpi0_parents[] = { "clk26m", "tvdpll_d2", @@ -606,9 +598,6 @@ static const struct mtk_mux top_muxes[] = { MUX_GATE_CLR_SET_UPD(CLK_TOP_MUX_ATB, "atb_sel", atb_parents, 0xa0, 0xa4, 0xa8, 0, 2, 7, 0x004, 24), - MUX_GATE_CLR_SET_UPD(CLK_TOP_MUX_SSPM, "sspm_sel", - sspm_parents, 0xa0, - 0xa4, 0xa8, 8, 3, 15, 0x004, 25), MUX_GATE_CLR_SET_UPD(CLK_TOP_MUX_DPI0, "dpi0_sel", dpi0_parents, 0xa0, 0xa4, 0xa8, 16, 4, 23, 0x004, 26), @@ -947,12 +936,8 @@ static const struct mtk_gate infra_clks[] = { "fufs_sel", 13), GATE_INFRA2(CLK_INFRA_MD32_BCLK, "infra_md32_bclk", "axi_sel", 14), - GATE_INFRA2(CLK_INFRA_SSPM, "infra_sspm", - "sspm_sel", 15), GATE_INFRA2(CLK_INFRA_UNIPRO_MBIST, "infra_unipro_mbist", "axi_sel", 16), - GATE_INFRA2(CLK_INFRA_SSPM_BUS_HCLK, "infra_sspm_bus_hclk", - "axi_sel", 17), GATE_INFRA2(CLK_INFRA_I2C5, "infra_i2c5", "i2c_sel", 18), GATE_INFRA2(CLK_INFRA_I2C5_ARBITER, "infra_i2c5_arbiter", @@ -986,10 +971,6 @@ static const struct mtk_gate infra_clks[] = { "msdc50_0_sel", 1), GATE_INFRA3(CLK_INFRA_MSDC2_SELF, "infra_msdc2_self", "msdc50_0_sel", 2), - GATE_INFRA3(CLK_INFRA_SSPM_26M_SELF, "infra_sspm_26m_self", - "f_f26m_ck", 3), - GATE_INFRA3(CLK_INFRA_SSPM_32K_SELF, "infra_sspm_32k_self", - "f_f26m_ck", 4), GATE_INFRA3(CLK_INFRA_UFS_AXI, "infra_ufs_axi", "axi_sel", 5), GATE_INFRA3(CLK_INFRA_I2C6, "infra_i2c6", -- 2.18.0